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ABSTRACT       
Rectifiers are commonly used in electrical energy conversion chains to transform the energy 
obtained from an AC signal source to a  DC level. Conventional br idge and gate cross-coupled 
rectifier topologies a re n ot sufficiently power e fficient, particularly when input amplitudes a re 
low. Depending on t heir rectifying e lement, their power efficiency is constrained by e ither the 
forward-bias vol tage dr op of  a  di ode or  t he t hreshold vol tage of  a  diode-connected M OS 
transistor. Advanced passive rectifiers use threshold cancellation techniques to effectively reduce 
the t hreshold vol tage o f M OS di odes. A ctive r ectifiers u se a ctive circuits to  c ontrol th e 
conduction angle of low-loss MOS switches. 
In t his t hesis, an  act ive r ectifier w ith a g ate cr oss-coupled t opology i s pr oposed, w hich 
replaces t he di ode-connected M OS t ransistors o f a  c onventional r ectifier w ith l ow-loss MO S 
switches. Using the inherent characteristics of MOS transistors as comparators, dynamic biasing 
of t he bul ks of  m ain s witches a nd s mall pul l-up t ransistors, t he pr oposed s elf-supplied a ctive 
rectifier e xhibits s maller v oltage d rop a cross th e ma in s witches le ading to  a  h igher p ower 
efficiency compared to conventional rectifier structures for a wide range of operating frequencies 
in the MHz range. Delivery of high load currents is another feature of the proposed rectifier.  
Using the bootstrapping technique, single- and double-reservoir based rectifiers are proposed. 
They present hi gher po wer and vol tage c onversion e fficiencies c ompared t o c onventional 
rectifier structures. With a source amplitude of 3.3 V, when compared to the gate cross-coupled 
topology, t he pr oposed a ctive r ectifier o ffers pow er a nd vol tage conversion e fficiencies 
improved b y up t o 10%  a nd 16%  r espectively. T he pr oposed r ectifiers, using t he boot strap 
technique in double- and single-reservoir schemes, are well suited for very low input amplitudes. 
They present power and voltage conversion efficiencies of 75% and 76% at input amplitude of 
1.0V a nd m aintain t heir hi gh e fficiencies ove r i nput a mplitudes gr eater t han 1.0V . S ingle-
reservoir boot strap r ectifier a lso reduces di e area b y 70%  c ompared t o i ts doubl e-reservoir 
counterpart. 
 Different bul k bi asing t echniques for t he v arious t ransistors a re pr oposed. S hort a uxiliary 
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paths us e t he pa rasitic diffusion-bulk j unction of  t he m ain pa ss s witches i n pl ace o f di ode-
connected pM OS t ransistors i n t he a uxiliary p aths. A  f low-back cu rrent f ree s cheme i s al so 
introduced in which, a  smart control c ircuit selectively regulates the conduction angle of main 
pass transistors and prevents reverse currents. A close-track scheme using the parasitic diffusion-
bulk junction diode of the charging transistor is also proposed. The resulting configuration has a 
relatively s imple s tructure a nd pr oduces t he best pe rformance among a ll doubl e-reservoir 
structures for a wide range of input peak voltages. All the proposed rectifiers were fabricated in a 
0.18 μm 6-Metal/2-Poly TSMC 3.3 V standard CMOS process.  
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RESUMÉ 
Les r edresseurs sont couramment u tilisés dans de nombreux  systèmes afin de t ransformer 
l'énergie électrique obtenue à pa rtir d 'une source alternative en une a limentation continue. Les 
topologies traditionnelles telles que les ponts de diodes et les redresseurs se servant de transistors 
à grilles croisées-couplées ne sont pas suffisamment efficaces en terme d’énergie, en particulier 
pour de s signaux à faibles amplitudes. Dépendamment de l eur él ément de r edressement, l eur 
efficacité en t ermes de  c onsommation d’ énergie est li mitée s oit par la c hute de  t ension de  
polarisation directe d 'une diode, soit par la tension de seuil du transistor MOS. Les redresseurs 
passifs avancés utilisent une technique de conception pour réduire la tension de seuil des diodes 
MOS. Les redresseurs actifs utilisent des circuits actifs pour contrôler l 'angle de conduction des 
commutateurs MOS à faible perte. 
Dans c ette t hèse, nous  avons proposé un r edresseur actif av ec une topologie en  grille 
croisée-couplée. Elle utilise des commutateurs MOS à faible perte à la place des transistors MOS 
connectés en  d iode co mme redresseurs. Le circuit p roposé u tilise: d es car actéristiques 
intrinsèques des transistors MOS pour les montages comparateurs et une polarisation dynamique 
des s ubstrats d es c ommutateurs pr incipaux s upportés pa r de  pe tits transistors de r appel. Le 
redresseur proposé présente d e f aibles ch utes d e t ension à  t ravers l e commutateur pr incipal 
menant à une efficacité d e p uissance p lus él evée par r apport a ux s tructures d ’un redresseur 
conventionnel pour une large gamme de fréquences de fonctionnement de l’ordre des MHz. La 
conduction des courants de charge élevée est une autre caractéristique du redresseur proposé. 
En u tilisant la m éthode de bootstrap, des r edresseurs à  s imple e t à  dou ble r éservoir s ont 
proposés. Ils présentent une efficacité de puissance et un rapport de conversion de tension élevés 
en co mparaison av ec l es structures de s redresseurs conventionnels. Avec une  a mplitude de 
source de 3,3 V , l e redresseur proposé offre des efficacités d e puissance et d e co nversion de 
tension améliorées par r apport a u c ircuit à t ransistors croisés co uplés. Ces a méliorations 
atteignent 10% et 16%  respectivement. Les redresseurs proposés utilisent la t echnique de 
bootstrap.  Ils sont bi en a daptés pour d es a mplitudes d'entrée très b asses. À une amplitude 
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d'entrée de 1,0 V, ces derniers redresseurs présentent des rendements de conversion de puissance 
et de tension de 75% et 76%. Le redresseur à simple réservoir réduit également l’aire de silicium 
requise de 70% par rapport à la version à double
Ajoutons que  d ifférentes techniques de  polarisation du s ubstrat pour  l es divers transistors 
sont également suggérées. Des chemins auxiliaires courts utilisent la diffusion parasite au niveau 
des jonctions des deux transistors commutateurs de passage principaux à la place des transistors 
pMOS co nnectés en di ode da ns ces ch emins. Un ch emin de r etour du c ourant est ég alement 
introduit. Ce chemin exploite un circuit de commande intelligent qui régule de manière sélective 
l'angle de conduction des transistors de passage principaux et qui bloque les courants inverses. 
Aussi, u n c ircuit r éalisé à l 'aide d’une diode de  di ffusion à  jonction pa rasite du t ransistor de  
charge est également proposé. La configuration qui en résulte a une structure relativement simple 
et elle affiche la meilleure performance parmi toutes les structures à réservoir double pour une 
large gamme d e signaux d e tension d'e ntrée. Tous l es r edresseurs pr oposés ont  é té s imulés, 
implémentés et f abriqués avec l a t echnologie CMOS 0.18 μm 3 .3V C MOS de Taiwan 
Semiconductor Manufacturing Company (TSMC). 
-réservoir. 
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CONDENSÉ EN FRANÇAIS 
1. Introduction 
Les av ancées technologiques da ns l e dom aine d es c ommunications s ans f il ont  m ené a u 
développement des circuits intégrés à f aible voltage et à b asse consommation de puissance. Ces 
derniers sont nécessaires au  bon fonctionnement et à l ’atteinte des performances désirées dans 
les s ystèmes em barqués. P armi l es cl asses d e s ystèmes q ui n ous i ntéressent, on pe ut c iter l es 
réseaux de capteurs [4,30,37], les étiquettes d’identification par radio fréquence (RFID) [11,134] 
et les d ispositifs b iomédicaux in telligents [57,81]. Plusieurs t echniques d ’alimentation incluant 
les batteries embarquées et les transmissions transcutanées sont relativement limitées en densité 
d’énergie, durée de vie, risque potentiel, intégration et en dimensions physiques. 
D’un autre coté,  l es techniques de récupération d’énergie sont des procédés qui permettent 
de r écupérer l ’énergie di sponible da ns l ’environnement ( incluant l e c orps hum ain) e t de  l a 
convertir en  én ergie él ectrique ex ploitable. P lusieurs t ravaux d édiés au  d éveloppement d e c es 
techniques  montrent q u'elles p euvent être p eu co ûteuses, h autement i ntégrable et c apables 
d’afficher d es n iveaux d e p uissance élevés. Néanmoins, ces  t echniques n e s ont p as encore 
considérées f iables et réalisables, b ien q ue l a recherche es t en  constante p rogression [ 41,155]. 
Ainsi, f ournir l 'énergie  nécessaire et  s uffisante p our al imenter l es i mplants él ectroniques 
demeure un défi. 
La p lupart d es sources d 'énergie, y compris le s c ircuits à  a limentation p ar in duction e t le s 
systèmes au toalimentés g râce aux t echniques de r écupérations d ’énergie sont de s s ources 
alternatives ( AC) et  d oivent êt re co nverties en  sources co ntinues ( DC). O n a au ssi r apporté 
que les liens à couplage inductif souffrent d’une faible efficacité de transfert de puissance due au 
mauvais c ouplage et à u ne b ande p assante ét roite. Il e st donc crucial d 'utiliser un r edresseur à 
haute efficacité à l’interface du système de transmission de puissance. 
Dans u ne s tructure d e redresseur al imenté par l iaison i nductive, les t ransistors MO S  qui 
partagent le même substrat et dont les sources sont connectées à la bobine secondaire, sont sujets 
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à d e grandes variations de  t ension. Par co nséquent, cela p eut i nduire d 'importants c ourants de  
fuite au niveau du substrat, ce qui mène à une situation qui peut provoquer de latch-up dans un 
circuit in tégré a limenté par un lien in ductif. Ce phé nomène pour rait entraver l'efficacité d e 
puissance du c ircuit et compromettre s a fiabilité. 
1.1 Implémentation des diodes 
Par c onséquent, l a t ension de  s euil de s 
transistors principaux MOS doit être contrôlée avec précision et les polarisations fixes [54,119] 
ou les techniques de commutation dynamique du substrat (DBS) [16-20] sont à considérer. Ces 
dernières (DBS) réduisent aussi l’effet du substrat sur les transistors MOS de rectification. 
Une d es p arties essentielles d'un r edresseur de puissance es t l 'élément d e r edressement, 
appelé au ssi diode qui fournit un c hemin unidirectionnel pour l e courant ci rculant de l a s ource 
vers la charge. Toutefois, dans certains procédés CMOS standard, il est impossible d’intégrer des 
diodes avec d'autres c omposants. Par c onséquent, l es di odes sont c ouramment implémentées en 
utilisant soit des diodes parasites d’une jonction P-N,  ou de s transistors connectés en diode. Ils 
sont tous deux limités par la chute de tension intrinsèque d’une diode ou par la chute de tension 
directe du t ransistor (0.4-0.6 V ). Les transistors M OS c onnectés e n di ode (grâce à l a co urte 
connexion  entre leur grille et leur drain) opèrent dans la région de saturation, ce qui entraîne une 
consommation d'énergie élevée.   
Par ai lleurs, d ans les r edresseurs à b ase d e t ransistors connectés e n di ode, VGS est m odulée 
par VDS. Pour l es t ensions autour de  l a tension de  s euil (VTh), ce p aramètre change 
légèrement d'une c onduction di recte e n conduction i nverse. Par co nséquent, les 
commutateurs sont l ents e t ne peuvent être activés et  désactivés complètement. Ceci as sujetti la 
structure à de fuites importantes, ce qui conduit à une faible efficacité de rectification. 
La chute de  t ension dans un MOS connecté en d iode dépend de  l a tension de  seuil et de l a 
surtension sur la  g rille n écessaire p our la c irculation du c ourant. La ch ute d e 
tension provoque une importante perte de puissance au sein du redresseur, qui affecte l 'efficacité 
globale de puissance et diminue la tension délivrée aux modules précédents. D'autre part, l'usage 
des di odes S chottky à chute d e t ension faible ( 0.3  V) est pos sible [ 92,108,174] m ais leur 
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implémentation e st c oûteuse, en r aison de s étapes d e f abrication supplémentaires nécessaires et 
qui ne sont pas disponibles dans les procédés CMOS standard
1.2 Performances et classification des redresseurs 
. 
Il y a  de n ombreux p aramètres, tels que  : l'efficacité de conversion d e pu issance (PCE), l e 
rapport de conversion de  t ension (VCR), la t ension m oyenne de s ortie (D C), la t ension 
d'entrée minimale, et le courant moyen de charge qui peuvent être utilisés pour la caractérisation 
des redresseurs. L e PCE es t défini c omme le  rapport de l a p uissance m oyenne d e sortie sur l a 
puissance R F d'entrée. Le VCR e st défini c omme é tant l e r apport de l a t ension m oyenne 
(DC) de sortie s ur l 'amplitude c rête à l'entrée. La te nsion d 'entrée min imale est l a 
tension minimale q ui p ourrait ê tre détectée p ar l e r edresseur. Ces t ensions maximales et  
minimales déterminent la plage dynamique du redresseur. 
Les r edresseurs  de pui ssance sont classés s elon la m éthode avec l aquelle la di ode 
est implémentée. Les circuits r edresseurs utilisant de s c omposants passifs c omme diode ou  les 
transistors M OS c onnectés e n di ode sont ap pelés redresseurs passifs. Les r edresseurs actifs 
sont une au tre catégorie de r edresseurs dans l esquels la di ode est imp lémentée en u tilisant d es 
diodes actives, principalement composée de commutateurs MOS, de comparateurs et  de circuits 
périphériques. Récemment, les r edresseurs p assif-actif ont é galement é té in troduits où le 
redresseur utilise une configuration à multi-étage, combinée de phases actives et passives
2. Les redresseurs passifs à structures conventionnels  
. 
Les r edresseurs demie-onde ne s ont pa s assez ef ficaces et  leurs p erformances en t ermes 
de PCE et  VCR sont limitées par une  chute de  t ension da ns les diodes. Les r edresseurs en 
pont sont la v ersion pop ulaire de s redresseurs pleine onde , où l'arrangement est c onstitué de  
quatre diodes ( Figure 2.2). Une paire de  di odes est r esponsable d e l a r ectification d ans chaque 
cycle du s ignal. Lorsque la t ension d'e ntrée est s upérieure à l a tension de  s ortie, une di ode est 
conductrice, ce qui permet de délivrer de la puissance à la charge. Dans ce cas l'autre diode régit 
le chemin du c ourant de l a ch arge à l a m asse. Bien que  l a s tructure, par r apport à un pont  
xiii 
 
 
de demie-onde, bénéficie d'une efficacité de puissance plus élevée, de plus petites ondulations de 
sortie et d’une tension de claquage inverse plus élevée [1,83]. Elle souffre cependant d’une chute 
de tension de deux diodes en cascade à chaque cycle 
2.1 Les rectificateurs passifs à grille partiellement croisée-couplée 
du signal. 
Les rectificateurs passifs à grille partiellement croisée-couplée  (PGCCR) utilisent dans leur 
configuration une seule paire de transistors MOS à couplage croisé (Figure 2.4) [60,126]. Dans 
chaque cycle du signal de ce ci rcuit, le VTh d'un transistor MOS connecté en diode, est remplacé 
par la ch ute d e t ension efficace à t ravers un i nterrupteur MOS. Par r apport à  un  
transistor connecté en di ode, la chute d e t ension d'un interrupteur MOS  dans l a r égion  triode, 
est négligeable. Cela réduit effectivement la chute de tension dans le redresseur à un seul VTh par 
opposition aux configurations ba sées sur l a c hute de  t ension de  de ux t ransistors c onnectés e n 
diode. L'autre avantage de ce redresseur est de commander la grille du transistor MOS avec une 
plage de  t ension pl us é levée que celle des s tructures de s t ransistors m ontés e n diodes, c e qui  
réduit les f uites provoquées pa r l es commutateurs et améliore leur conductivité. Le 
redresseur résultant af fiche une pl us grande e fficacité de puissance co mparée 
aux structures conventionnelles (FWDR), c ependant, à ch aque cycle d e la s ource, il u tilise les 
transistors MOS connectés en diode pour les connexions de charge et souffre donc  de chutes de 
tension associées. 
Comme le s  sources de  t ous l es t ransistors MOS d e r ectification d ans la 
structure PGCCR sont c onnectés aux bor nes d 'entrée, i ls s ubissent  de g randes variations de  
tension se pr oduisant à  haute f réquence. La pr otection de  ce ci rcuit contre l e latch-up et les 
courants de fuite au niveau du substrat est cruciale. La technique de commutation dynamique du 
substrat 
2.2 La topologie à grille complètement croisé-couplée  
(DBS) e st u tilisée avantageusement pour pol ariser d ynamiquement les su bstrats d es 
transistors [16-20].  
Le p roblème associé à  la t ension de  s euil de n’ importe q uel tr ansistor MOS co nnecté e n 
xiv 
 
 
diode suivant une  c onfiguration PGCCR est s urmonté av ec l'utilisation d e l'architecture à g rille 
complètement c roisé-couplée (FGCCR), où c haque pa ire d e commutateurs MOS dans l a 
topologie de type pont est connectée en croisé (Figure 4.1b) [13,44,111]. En topologie FGCCR, 
les transistors MOS agissent comme des commutateurs et  le c ircuit n 'est donc plus limité par la 
tension de seuil des transistors MOS connectés en diode, mais plutôt par la chute de tension drain 
source des interrupteurs.  
Cependant, à chaque c ycle, il e xiste une  pé riode où l e pot entiel du n œud de  s ortie est 
supérieur à celui du n œud d'entrée pour  une durée co nsidérable. Lorsque cel a arrive, les 
paires croisées couplées ne pe uvent pa s être co mplètement désactivées, pr ovoquant a insi une 
fuite de ch arge du condensateur de sortie du à l a s ource d'entrée. La fuite d e ch arge  
dégrade alors l 'efficacité d e p uissance. En ou tre, l e circuit r edresseur n'a p as une t ension 
d'alimentation stable qui  peut garantir le plus haut potentiel dans le système. Par conséquent, si 
les substrats du pMOS sont statiquement liés à des potentiels fixes,  la diode entre la source et le 
substrat (ou drain et substrat)  du transistor peut être polarisée directement
2.3 Les redresseurs à base de pompe à charge 
. 
Les ci rcuits typiques de pompe d e ch arge AC-DC utilisés d ans le s s ystèmes de co llecte de 
puissance et d ans l es circuits RFID se composent de  plusieurs cellules d e r edresseur dans une  
configuration en c ascade [ 40,83,163,177].  La pompe de  c harge de G reinacher (Figure 2.6)  est 
souvent utilisée comme cellule de redresseur, qui se compose de diodes et de condensateurs afin 
de t ransférer des qua ntités de charge à t ravers les co mmutateurs cad encés de l a source ve rs le 
condensateur de r éservoir à l a sortie. Cependant, la p uissance d e s ortie de c ette f amille 
de redresseurs est souvent limitée à de faibles niveaux en raison des contraintes imposées pour la 
quantité d es ch arges t ransférées et la  ta ille du c ondensateur de  s ortie [173-174]. Aussi, ces 
redresseurs souffrent gé néralement de g randes ondulations à l a sortie. Cela l es 
rend incompatibles av ec les a pplications où  un c ourant él evé d e ch arge  et/ou une  t ension de  
sortie stable est nécessaire. 
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Les redresseurs de pompes de charges à multi-étages (Figure 2.8) sont souvent utilisés pour 
générer de t ensions D C as sez él evées  à p artir des f aibles a mplitudes d’entrée 
[39,86,108,173]. Dans c ette co nfiguration, l es entrées R F sont alimentées en  p arallèle dans 
chaque étage grâce à des condensateurs de pompage. Les tensions de sorties sont additionnées en 
série, afin de  p roduire la t ension de  s ortie finale. Cependant, co mparé aux structures à un s eul 
étage, l'efficacité globale de puissance et l’impédance d’entrée de l’étage 
Le pr oblème c ommun associé au x r edresseurs b asés s ur l es m ultiplicateurs d e t ension est 
qu'ils f ournissent du c ourant au nœ ud de  s ortie  pendant l e demi-cycle positif de l 'entrée (phase 
de t ransfert d e ch arge). Au c ours du  demi-cycle négatif (phase d e clamping), la di ode en 
parallèle aide à la pré-décharge de la capacité de s tockage vers la masse. Ce phénomène réduit 
l’efficacité globale de conversion de puissance (PCE) de ces types de redresseurs [137]. 
subit une réduction. 
Les r edresseurs à pompe de  c harge avancée basés s ur d es co mmutateurs M OS à s euil 
dynamiques  (DTMOS) [166], ou sur des diodes de puissance ultra-faible (ULPD) (Figure 2.12b) 
[58,142] sont mises en œuvre à travers le processus Silicium-sur-Isolant (SOI). Le redresseur de 
type  commutateur seulement [137] et  ses versions avancées, à polarisation inversée (bias-flip) 
[137-138], e t à résonnance [ 22,64,110,141,159] s ont é galement i ntroduites. Ils se  
composent d’un c ommutateur e t d’une bobi ne qui  s ont connectés à t ravers la s ource 
d'entrée pilotant un  redresseur en pont . On a rapporté que c es  nouvelles 
configurations présentent une ef ficacité d e p uissance n ettement s upérieure à celle d es 
redresseurs en pont  conventionnel ou   au doubleur de t ension. Cependant, leur a pplication e st 
limitée par l a disponibilité du pr océdé S OI, p ar une f réquence d’opération t rès b asse et p ar l a  
nécessité  d’utiliser de grandes inductances
3. Les techniques d’annulation de seuil 
.  
La tension de seuil est un paramètre dépendant du processus,  qui dépend du choix de l'oxyde 
et d e son ép aisseur. La t ension de  s euil des pr incipaux commutateurs M OS entraîne une  
dissipation de puissance constante au sein du redresseur et diminue la tension moyenne de sortie  
(DC). L’effet d u  substrat a ggrave la  s ituation en i mposant s on effet délétère sur l a tension de  
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seuil. L'utilisation d e transistors à  faible seuil, disponibles da ns c ertains procédés 
CMOS avancés, peut s embler ê tre une s olution pr ometteuse au p roblème. Cependant, leur 
disponibilité n'est pas encore généralisée et l es d ispositifs implémentés sont soumis à  des fuites 
significatives à c ause d u g rand  dopage du c anal  m enant à  une c onsommation de  pui ssance 
excessive et à des problèmes de fiabilité. 
Il e xiste d 'autres s olutions qui e mploient  différentes t echniques de  c ircuits  pour a tténuer 
l’impact de la tension de seuil des transistors MOS. 
3.1 La technique de la grille flottante 
La t echnique d e l a grille f lottante (FG) a ét é suggérée pour réduire de  f açon pa ssive l a 
tension de seuil des transistors MOS en injectant quelques charges dans la couche d'oxyde de la 
grille du transistor [23,100]. La charge programmée est emprisonnée pour des années sur la grille 
flottante e t c omplètement i solée ( environ 0.1%  e n 10 a ns @ 100C °). Cette t echnique a ét é 
appliquée au x commutateurs MOS à g rille cr oisée p artiellement et entièrement  
couplée [111,128] et aux topologies de redresseurs à base de pompe de charge  [100]. 
En général, les compromis des redresseurs à grille flottante compromettent la tension de seuil 
du t ransistor avec u ne au gmentation d e l a capacité d'entrée. La grille f lottante doit ê tre 
programmée au m oins une  f ois, pour t enir c ompte de  c harges r ésiduelles i nconnues 
accumulées aux grilles flottantes de t ransistors après la fabrication de ci rcuit i ntégré (effet 
d'antenne) [ 16,100]. Par ai lleurs, le p rocessus d e p rogrammation est le nt, requiert s ouvent des 
tensions él evées fournies hors-puce, et  présente u n imp act p otentiel s ur la  f iabilité d es 
circuits [42,111]. D'autre pa rt, la p erformance du ci rcuit redresseur peut diminuer légèrement  
avec la  f uite d e c harges  d e la  grille flottante et avec le ch angement d e la t empérature et d u 
temps [
3.2 Techniques d’annulation statique du seuil  
16,100]. 
Avec ces t echniques, u ne tension D C s tatique  est g énérée durant une phase de  r epos du 
circuit pour   être u tilisée comme tension de  polarisation à  tout mo ment, indépendamment 
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de l'amplitude instantanée du s ignal d 'entrée RF e t a fin d 'éliminer ou de  r éduire l'effet d e l a 
tension de  s euil de s dispositifs M OS sur l a phase d e t ravail. La t ension D C statique p eut êt re 
générée à p artir d e s ources internes o u ex ternes. Par c onséquent, les d ifférentes t echniques, y 
compris l’élimination e xterne d e VTh (EVC) (Figure 2.9)  [161] e t l’ élimination in terne d e VTh 
(IVC) ( Figure 2.10 e t 2 .11) [121,169,175,178] sont i ntroduits. D'autre p art, c es t echniques d e 
 polarisation peuvent être appliquées sur les connexions grille et drain [161] ou substrat et source 
(effet du s ubstrat)  des  transistors c onnectés e n di ode. Malheureusement, toutes le s 
techniques citées c onsomment be aucoup d’ énergie. Néanmoins, la r éalisation d’ une r éduction 
simultanée de  la r ésistance  d u can al ( RON
3.3 Technique de courant commandé par le substrat 
) et  du  courant de  f uite  inverse  pour l es 
commutateurs MOS n'est pas possible [92]. 
La technique de co urant commandé p ar l e s ubstrat utilise u n courant c onstant forcé de l a 
connexion au s ubstrat du t ransistor MOS, af in d 'abaisser sa t ension de  s euil [103]. En u tilisant 
cette t echnique, l a contrainte de  t ension possible, la co nsommation d e puissance ac crue et l e 
couplage du bruit associé à une pompe de charge sont à éviter. De plus, la mise en œuvre de cette 
technique exige de grands efforts  au niveau de l’élaboration du circuit et du dessin des masques
3.4 Technique de condensateur de bootstrap  
. 
Une au tre t echnique permet la r éduction du s euil e n ut ilisant des c ondensateurs 
bootstrap [79-80,118]. Avec  cette t echnique, la tension de  s euil effective d 'un transistor MO S 
connectée e n di ode est réduite à  la différence en tre d eux tensions de  s euil ( Figure 2.14)   [99]. 
Parmi l es t echniques actuellement c onnues, c'est l a m ieux ad aptée aux pr océdés s tandards 
CMOS avancés, dans lesquels l’implémentation des condensateurs intégrés 
Avec une  t ension de seuil du t ransistor MOS classique, l' utilisation d e cette t echnique 
pourrait entraîner u ne a ugmentation d e la pl age de  t ension de s ortie pour  une s ource d e 
tension d'entrée donné e. Cette t echnique a ét é appliquée à une  configuration c lassique de  
est faisable. 
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redresseur demi-onde construite en u tilisant une s tructure  doubleur de t ension [99]; c ependant, 
la structure n’a pas affiché les améliorations de performance attendues. 
4.  Redresseurs de puissance actifs (synchrones) 
Les redresseurs de puissance actifs (synchrones) se basent sur la diode active, à l a place de 
diodes ou transistors connectés en diode, pour atteindre des performances élevées (Figures 2.15 
ou 4.1 ). Les diodes a ctivent f onctionne pr esque c omme une  di ode i déale, a vec une  c hute d e 
tension négligeable (généralement aux alentours de 20 mV) en  conduction directe et un blocage 
de courant inverse presque parfait. La diode active se compose généralement de commutateurs, 
des comparateurs, et dans certains cas de  rétroactions. Lorsque la tension d'entrée du redresseur 
est supérieure à sa tension de sortie, la sortie du comparateur passe au rail d'alimentation positive 
et act ive l e commutateur p our p ermettre l a recharge  d u condensateur d e s ortie. Inversement, 
lorsque la tension d'entrée du  redresseur synchrone est inférieure à la tension de sortie, la sortie 
du comparateur  passe au niveau bas, le commutateur est désactivé et le circuit de la conduction 
directe es t d éconnecté. En co mparaison av ec l es s tructures d e r edresseurs p assifs, l e fait 
d’appliquer un e tension d’entraînement de  grille pl us é levée s ur l a b ase du t ransistor p ermet 
d’améliorer la conductivité du commutateur  et l’efficacité de puissance en conséquence.  
Généralement, l es r edresseurs act ifs, co mparativement au x r edresseurs p assifs, o ffrent u ne 
commutation O N/OFF p lus r apide, ut ilisent une  t ension d’ entraînement de  grille pl us élevée 
améliorant la conductivité des commutateurs,  et permettent de réduire les fuites. Par conséquent, 
ils s ont considérablement p lus ef ficaces q ue l eur h omologue, e n t ermes de  t ension de  s ortie et 
d'efficacité é nergétique [ 21,97,104,130] pour  de s f réquences d’ utilisation f aibles e t 
moyennes. Cependant, cet avantage est obtenu au prix de pertes statiques et de commutation. Les 
pertes statiques sont dues à l'état statique des circuits actifs, tandis que les pertes de commutation 
sont principalement associées aux grandes capacités parasites du commutateur.  
Le nom bre, l a s tructure e t l es c aractéristiques (retard i ntrinsèque, l a c onsommation de  
puissance, vitesse, tension d'alimentation) des comparateurs pourraient affecter considérablement 
les p erformances d u r edresseur en  t ermes d e co urant de fuite i nverse, l a c onsommation de  
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puissance, la génération du courant de  charge, la fréquence d’opération, l’ondulation de sortie, et 
l’efficacité d e p uissance. G énéralement, u n co mparateur r apide d ont l a co urbe d ’hystérésis à 
faible consommation d 'énergie est utilisée et d 'autres caractéristiques telles que le gain unitaire 
de l a b ande p assante, l e g ain en  b oucle ouve rte e t l e t emps de  m ontée s ont a daptés 
dépendamment d e l ’application. L'utilisation d es b oucles d e r étroactions av ec l e co mparateur 
sont également  u tilisées afin d’améliorer les performances (stabilité), ou introduire une tension 
arbitraire de décalage  à leurs entrées [97]. Néanmoins, si ces pertes sont excessives, la réduction 
de l a c hute de  t ension de  l a di ode de vient obs olète. A insi, l es r edresseurs a ctifs s ont 
principalement mis en œuvre pour  les applications dont  les fréquences de  fonctionnement sont 
relativement faibles et les plages de tension d'entrée sont supérieures à 1.5 V [128-129].  
D'autres inconvénients associés aux redresseurs actifs sont le nombre élevé de composants et 
la complexité de conception. En général, des conceptions plus complexes comprenant plusieurs 
composants ont une consommation élevée de puissance et de grande surface.  
Les r edresseurs actifs ut ilisent soit l 'alimentation d'appoint ou d e l a t ension non r égulée e t 
déformée du e au condensateur d e s ortie, p our alimenter l eurs circuits actifs. Les r edresseurs 
actifs autoalimentés utilisent soit un circuit de démarrage ou un chemin auxiliaire de chargement 
pour l eur dé marrage. D ans c e de rnier c as, un t ransistor M OS c onnecté e n di ode pe rmet de  
charger le condensateur de sortie à partir de la source.  
4.1 Architectures actives classiques 
Le concept d 'utilisation de s di odes actives, p our r emplacer l es d iodes cl assiques d ans l es 
redresseurs passifs, pour rait ê tre appliqué à  toutes l es s tructures passives. Il comprend un pont  
classique [149-150], des s tructures qui  ut ilisent partiellement ou entièrement la grille  c roisée-
couplée (Figures 2.16, 2.17 et 2.18) [47,56,63,97,104,144], ainsi que des architectures basées sur 
des pompes de charges (Figure 2.19) [80,113,152].  
4.2 Redresseurs actifs avancés 
Les r edresseurs act ifs avancés u tilisent d es co mparateurs phase-lead [16-19] ou pr édictifs 
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[87] pour améliorer les performances du comparateur et compenser son délai intrinsèque. Bien 
que ces techniques sont destinées à  améliorer significativement la PCE du redresseur, les deux 
approches s ont limité es p ar la  complexité d u c ircuit d e te mporisation e t c elle d u s ystème d e 
surveillance de tension de sortie, ainsi que par leur sensibilité aux paramètres de conception.  
Les redresseurs actifs basés sur une résonnance pulsée  sont introduits pour être utilisés avec 
des g énérateurs d ’alimentation, c e qui  r end l eurs pe rformances c onsidérablement l imitées pa r 
l’impédance capacitive interne [123,171-172]. Dans cette topologie, la commutation se produit à 
très basses fréquences (10 Hz à 1 kHz), afin de réduire les pertes de commutation. L'efficacité de 
puissance d u r edresseur es t s ignalée être s ignificativement p lus él evée que celle d e circuits 
classiques actifs, mais au prix d'utiliser une inductance élevée.  
5.  Les structures de redresseurs de puissance actif-passif 
Il y a des topologies de redresseurs où les étages actifs et passifs sont utilisées [105,127,130-
133]. Le redresseur s e c ompose d e deux ét ages (Figure 2.20) . Le p remier é tage est u n circuit 
complètement p assif e t u tilisé p our c onvertir la  mo itié n égative d e l' onde s inusoïdale, reçue à 
l’entrée, en une  onde positive avec presque pas de chute de  tension. Cette conversion est faite 
avec s eulement qua tre t ransistors C MOS s tandard e t s ans c onsommation importante de 
courant. La ch ute d e t ension d ans cet  ét age es t également l imitée à l a c hute de  t ension dr ain-
source d es d eux co mmutateurs M OS. Le d euxième ét age es t u ne d iode act ive, y compris l e 
commutateur MOS commandé par un c omparateur qui  ut ilise l a connexion de  substrat comme 
entrée,  un bi ais de bêta-multiplicateur et un chemin auxiliaire pour le démarrage. Le redresseur 
expose une e fficacité de t ension et  de puissance  s ignificativement p lus élevé, par rapport aux 
solutions passives. 
6. Contributions  
6.1 Un redresseur actif 
Pour améliorer l 'efficacité de l a conversion de puissance (PCE) et augmenter l a t ension de 
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sortie, nous  pr oposons un nouve au redresseur act if p leine-onde ( FWAR) da ns l equel l es 
commutateurs M OS r emplacent t outes l es di odes ou l es MOS co nnectées en  d iode dans un 
redresseur d e t ype pont  c onventionnel (FWBR) ou un redresseur en   croisé-couplé (GCCR) 
structures (Figure 3.4) [71]. Le redresseur utilise des transistors de pMOS en forme de la grille 
croisée-couplée avec d es t ransistors nMOS j ouant l e rôle d e commutateurs à f aible p erte d ans 
leur r égion t riode, où i ls pe uvent pr ésenter un e c hute de  t ension t rès f aible à travers l eur 
terminaux drain-source. Les tensions les plus élevées disponibles dans le circuit sont appliquées 
de manière dynamique aux commutateurs à t ransistors afin de maximiser leur transconductance 
et minimiser, par conséquent, l eur r ésistance de canal. Ainsi, i ls n' introduisent pas de  chute de  
tension à cause de VTh
Le circuit proposé utilise un système à schéma double de contrôle symétrique pour les cycles 
positifs et négatifs. Il fonctionne de sorte que, pour chaque cycle d'entrée et sous des conditions 
adéquates d e s ource e t de ch arge ( Tableau 3.1 ), une  pa ire de  t ransistors e n c hemin pr incipal 
conduit. La conduction s imultanée des commutateurs ferme le chemin du courant, de la source 
vers l a charge, et ch arge l e condensateur d e sortie. Les t ransistors p MOS d e pull-up sont 
également u tilisés p our aider à p révenir le s grilles f lottantes. Les courants de  f uite e t court-
circuits sont é galement évités. En c hoisissant de s t ransistors r elativement pl us l arges que  l e 
minimum, on a, en partie, pu fournir un bon «timing» et optimiser des performances. 
 dans le chemin direct de la source à charge. Les fuites à travers le substrat 
sont également minimisées par la polarisation dynamique de N-puits de pMOS avec la tension la 
plus é levée pos sible. Le d esign n e n écessite n i une s ource d 'énergie i nterne, n i u n ch emin d e 
signal auxiliaire pour la livraison de puissance au démarrage. 
 Le p rojet d e redresseur act if p leine-onde a é té s oigneusement a ménagé pour  a voir une  
structure s ymétrique min imisant un déséquilibre potentiel dans les capacités parasites entre les 
connexions d' entrée. Il a ét é f abriqué en technologie 0.18 µ m 6 -Métal/2-Poly T SMC 3.3V  
CMOS (Figure 3.11). La puce mesure une superficie de 1594×1080 μm2
Basé sur les résultats de s imulations, le  redresseur act if à pleine-onde (FWAR) produit des 
tensions d e s ortie, d es ef ficacités d e p uissance et des V CR sensiblement p lus él evés en 
comparaison avec un  r edresseur e n di ode de  t ype pont  e t r edresseur à grille c roisée-couplée 
.  
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(GCCR)  (Figures 3.8, 3.9 e t 3.10 ). Les r ésultats d e s imulation c onfirment q ue la  n ouvelle 
structure es t cap able d e g énérer des co urants d e charge él evés av ec u ne p etite d égradation d e 
l'efficacité de puissance. 
Pour mesurer les performances du redresseur, une plateforme a été développée (Figure 3.12) 
se servant d’un transformateur d'isolement (1:1) qui est utilisé pour découpler l'oscilloscope de la 
masse commune. Cette isolation permet d'éviter les boucles de terre dans l'installation et permet 
de référencer le signal de sortie à des tensions autre que la terre. Les tensions d'entrée et de sortie 
ainsi que le courant ont été mesurés pour calculer le PCE et  le VCR. A partir des mesures, en 
accord étroit avec les résultats de la simulation, le redresseur proposé offre des tensions de sortie, 
une ef ficacité d e t ension et  d e p uissance, r emarquablement él evés p ar r apport à d es s tructures 
FWBR et GCCR lorsqu’ils sont utilisés dans des applications à basse tension et courant élevé.  
6.2  Redresseur de bootstrap à double-réservoir  
Nous proposons aussi un redresseur intégré pleine-onde (FWNR), ce qui est approprié pour 
de nom breuses applications y c ompris le s imp lants in telligents b iomédicaux e t d es é tiquettes 
RFID ( Figure 4.3a ). La structure ne  né cessite pa s de s t echniques c omplexes de  c onception de  
circuits. Il b énéficie d es av antages d e l a s tructure à l a g rille cr oisée-couplée u tilisée s ur d es 
transistors MOS sélectionnés. 
Il intègre également une paire d 'interrupteurs pMOS avec une tension efficace de seuil t rès 
basse pour  r emplacer l es di odes ou t ransistors pMOS c onnectés e n di ode da ns l es s tructures 
précédemment ci tées. U ne co mbinaison de  t ransistors pM OS c onnectés e n di ode a vec l e pe tit 
condensateur d e bootstrap fournit l a pol arisation qui  r éduit l a t ension e ffective de  s euil du  
transistor principal. Par conséquent, le redresseur est constitué de deux circuits pour la réduction 
du s euil, c hacun c ontrôle l 'un de s i nterrupteurs principaux. U n a utre a vantage de  l a nouv elle 
architecture est sa compatibilité avec les procédés CMOS standard, qui permet l’intégration des 
gros condensateurs sur la puce. L’architecture utilise la technique de commutation dynamique de 
substrat ( DBS) pour  pol ariser l es s ubstrats de s t ransistors s électionnés ( Figure 4.3b) , a fin de  
réduire les fuites de courant à travers le substrat et d'éliminer l’effet de substrat. 
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Il a ét é co nstaté q ue l 'application d e l a t echnique D BS a ux s ubstrats de s t ransistors 
principaux r éduit d e m anière s ignificative l 'efficacité globale d e p uissance d u r edresseur. P ar 
conséquent, l es s ubstrats d e t ransistors p rincipaux ét aient r eliés à VOut
Le redresseur modifié fonctionne comme un redresseur à la grille croisée-couplée. Pendant 
chaque cycle d 'entrée, u ne b ranche d u circuit ( chemin au xiliaire) q ui c omprend le  tr ansistor 
pMOS c onnectés en di ode e st i nsérée pou r f ournir un c hemin e ntre l 'entrée e t l a s ortie pou r 
charger l e co ndensateur bootstrap. C ependant, l a c onduction s imultanée de s t ransistors pM OS 
dans les chemins principaux et auxiliaires contribue au courant de sortie. 
 ainsi que  l a pl us ha ute 
tension disponible pendant la majorité du temps de fonctionnement du redresseur en raison de la 
présence du réservoir de sortie. 
Les résultats obtenus à partir des simulations (Figures 4.4 e t 4.5) montrent que le PCE et le 
VCR pour la structure proposée (FWNR) permettent d’atteindre rapidement des valeurs élevées 
pour des amplitudes de source très faible, et reste nettement plus élevé pour les tensions d'entrée 
plus l arge, pa r r apport aux s tructures de  redresseur e n pont  classique (FWBR) e t d e l a gille 
croisée-couplée (FWGR). Il a également été montré dans [70] que la tension de sortie moyenne 
de FWNR est significativement plus élevée que celle des autres topologies. Par conséquent, on 
peut s 'attendre à c e q ue l e n ouveau ci rcuit p uisse êt re applicable à l a m ise en  œ uvre d e 
redresseurs à l 'aide d e nouve lles t echnologies C MOS s ubmicroniques où l a t ension 
d'alimentation nom inale est i nférieure à  1 V . Il a é té not é que , comme prévu, l es f réquences 
élevées de la source produisent de plus grandes PCE et de tension moyenne de sortie, dont il en 
résulte des grandes VCR (Figure 4.9). Diverses simulations montrent que la nouvelle topologie 
du redresseur peut fonctionner sur une large gamme de fréquences jusqu'à 60 M Hz à condition 
de faire les optimisations adéquates. 
Le PCE et le VCR pour la structure FWNR varient avec la taille du condensateur d'amorçage 
(Figure 4.6). Toutefois, sur une large gamme de capacité, la performance du redresseur n'est pas 
très dépendante de la taille des condensateurs intégrés. Les résultats confirment que le nouveau 
redresseur f onctionne t rès bi en a vec un c ondensateur de  50 pF  q ui s ont r éalisables av ec l es 
procédés CMOS standard. 
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Le p rojet de r edresseur pleine-onde (FWNR) a été soigneusement aménagé pour avoir une 
structure symétrique minimisant le déséquilibre du potentiel dans les capacités parasites entre les 
connexions de  source e t f abriqué en ut ilisant l a procédé CMOS s tandard  0.18 µ m 6-Métal/2-
Poly TSMC 3.3V (Figure 4.7). Cette puce mesure 780 µm×780 µm et elle possède 40 broches à 
double rangée. Les substrats locaux, nécessaires pour utiliser la technique DBS, ont été mis en 
œuvre en utilisant la couche «deep n-well. Tous les commutateurs principaux sont entourés par 
des anneaux de protection pour les isoler des cellules adjacentes. 
Basé s ur de s obs ervations di stinctes, l es m esures c onfirment que  l 'efficacité de  pui ssance 
diminue avec le courant de charge. Le redresseur proposé génère une meilleure tension de sortie 
et une meilleure efficacité de puissance par rapport aux résultats rapportés par d'autres travaux en 
particulier lors du fonctionnement à partir de tensions de sources faibles. Le redresseur proposé, 
même a vec de s é léments m is e n œ uvre e n ut ilisant l a t echnologie d’ intégration C MOS s ous-
micronique, est capable de supporter des courants de charge importants allant jusqu’à quelques 
mA. 
6.3. Redresseurs de bootstrap à double-réservoir améliorées 
Des a méliorations s ’appliquant à  un r edresseur intégré de  pl eine onde  à doubl e-réservoir 
(DRR-1) sont pr ésentées [ 75]. E lles a méliorent c onsidérablement s es pe rformances e n t ermes 
d’efficacité de conversion de puissance et  de tension en réduisant le courant de retour de fuite 
tout en éliminant les chemins auxiliaires. 
6.3.1 Court chemin auxiliaire 
Un court c hemin a uxiliaire, proposé pour  l a s tructure d e l a D RR-1 où l es p arasites d e l a 
jonction P -N de  di ffusion-substrat de s commutateurs du  c hemin p rincipal, e st ut ilisé pour  
remplacer l es t ransistors p MOS co nnectés en  d iode d ans l es chemins au xiliaires ( DRR-2). L a 
configuration proposée sert simultanément à polariser le substrat des commutateurs du passage 
principal, tout en fournissant des pistes auxiliaires de l'entrée au condensateur bootstrap (Figure 
5.1c). Il est réalisé par la connexion du terminal du  substrat des transistors du passage principal 
à VOut. Il e st à not er q ue l e s ubstrat du t ransistor pM OS da ns l es c hemins de  l a charge est 
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toujours polarisé en utilisant la technique DBS. 
Basé s ur l es résultats d es s imulations du s chématique a vec de s conditions s ur l a c harge 
appliquée, l e r edresseur pr oposé (DRR-2) pr ésente une  P CE e t V CR significativement pl us 
élevés que le DRR-1 (Figures 5.2 e t 5.3). Les améliorations augmentent significativement pour 
les s ources a yant d es am plitudes p lus él evées. O n a é galement o bservé q ue l e t emps 
d'établissement du circuit de DRR-2 est plus courte que celle de la DRR-1. 
6.3.2 Les redresseurs sans courant de retour 
Pendant le fonctionnement normal d'une structure de la DRR, la tension d'entrée à la chaîne 
de conversion de puissance et la tension de sortie varient dans le temps. Par conséquent, il existe 
des intervalles de temps, durant lesquels le flux de courant s’inverse dans les transistors pMOS 
principaux. Dans la structure utilisée avec des conditions variables sur la source et la charge, ce 
courant de retour peut considérablement dégrader les performances du r edresseur d 'un point de 
vue efficacité de puissance. 
6.3.3. Système de contrôle pour limiter le flux de courant de retour 
Pour r ésoudre le problème c i-dessus, nous  proposons d'utiliser soit un s ystème de  contrôle 
(Figure 5.4) ou bien polariser les substrats des transistors de charge (Figure 5.6b). Dans le cas de 
la première solution, chaque transistor du pa ssage principal est équipé du c ircuit de commande 
proposé ( DRR-3). D ans une  s tructure D RR-3, lors de  c haque cycle d 'entrée, ce ci rcuit d e 
commande co mpare en p ermanence l es t ensions d ’entrées et  s ortie, et co nnecte l a p laque 
supérieure d es co ndensateurs bootstrap à l a g rille d es co mmutateurs du p assage p rincipal, 
lorsque l es c onditions a ppropriées s ont r éunies. A insi, i l c onduit f inalement à  un t ransfert de  
charge d e l a s ource d 'entrée v ers l a ch arge q ue l orsque l a t ension d 'entrée es t s upérieure à l a 
tension de sortie, et elle bloque le courant de  fuite inverse qui  pourraient autrement passer via 
des i nterrupteurs pr incipaux da ns d' autres c onditions. D es c ircuits de  c ontrôle doubl e doi vent 
donc êt re u tilisés d e l a m ême m anière entre chaque co ndensateur bootstrap et la  grille d u 
transistor passage principal correspondant, pour annuler le courant d 'écoulement de retour dans 
les cycles de source à la fois positifs et négatifs. 
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Nous pr oposons é galement d' utiliser l es di odes pa rasites de  l a di ffusion-substrat de  l a 
jonction P -N d es t ransistors d e ch arge p our l imiter l es f uites d e co urant i nverse à t ravers l es 
transistors du pa ssage principal. En utilisant cette technique, la tension sur la plaque supérieure 
des c ondensateurs bootstrap étroitement lié e à l a t ension d e s ortie et l a d ifférence en tre ces  
tensions est limitée à la chute de tension d'une diode polarisée en direct. Cette technique, appelée 
aussi “close-track” (Figure 5.6c), est mise en œuvre en connectant les substrats des transistors de 
charge à la tension de sortie (DRR-4). Cela réduit la complexité du circuit, et l’espace perdue de 
silicium sur la puce. 
Les résultats des simulations (Figure 5.5) montrent que la structure DRR-3 proposée présente 
un PCE significativement plus élevé que les deux autres structures de la DRR sur une large plage 
de r ésistance d e s ortie. L'amélioration d e l 'efficacité est p lus év idente a vec d es r ésistances d e 
charge p lus grandes. Le r edresseur D RR-3, e n accord avec nos  a ttentes, of fre un r endement 
énergétique p lus él evé q ue l a t opologie d e l a D RR-2 av ec d es am plitudes cr êtes à l a s ource 
inférieures à 1.0 V (Figure 5.7). Cependant, pour des amplitudes  d'entrée plus grandes que 1.0 
V, le rendement énergétique global est légèrement dégradé. La configuration de la DRR-4 a une 
structure r elativement s imple e t p roduit la  meilleure p erformance p armi to utes le s s tructures à  
double-réservoir pour une large gamme d’amplitudes crêtes d'entrée. 
6.4. Redresseur bootstrap à faible surface 
L'utilisation de  de ux c ondensateurs de  v aleur r elativement g rande a vec un g rand t ransistor 
MOS de charge connecté en  diode, qui est le cas pour les s tructures de DRR, peut l imiter leur 
utilisation lorsque l’espace de silicium est limité. Afin d'économiser la surface de silicium, tout 
en b énéficiant d es av antages o fferts p ar l a t echnique bootstrap, nous  pr oposons une  nouve lle 
structure de redresseur mono-réservoir pleine-onde (SRR). La structure (Figure 5.8a) a une grille 
à couplage c roisé-couplé en plus d’un s ystème d e contrôle de  pol arité s électif. Un s ystème d e 
contrôle a mélioré c onduisant l es t ransistors du pa ssage pr incipal a vec l es pl us ha utes t ensions  
disponibles da ns l e c ircuit e st ut ilisé pour  c onnecter u n s eul co ndensateur bootstrap aux 
commutateurs du passage principal. 
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Le ré servoir bootstrap peut êt re n ettement p lus p etit q ue l a t aille t otale d es co ndensateurs 
dans l es di verses s tructures de  D RR. Les pe tits c ondensateurs bootstrap, pa r r apport a ux 
structures de DRR différents, impliquent de plus petits transistors de charge que les composants 
correspondant dans les structures de la DRR. La symétrie dans le circuit proposé assure qu'il peut 
traiter la distorsion du signal d 'entrée. Ainsi, le redresseur proposé maintient sa haute efficacité 
de puissance, si les amplitudes crêtes positives et négatives sont différentes. 
Le substrat du transistor de charge est connecté au nœud de sortie pour réduire le courant de 
retour d e f uite d e l a ch arge à l a s ource. C ependant, l es s ubstrats de s t ransistors de s c hemins 
principaux et auxiliaires sont connectés au nœud de sortie, car i l correspond au nœud où e st la 
tension plus élevée pendant la plupart de la période d’utilisation du redresseur. 
Différentes s imulations des circuits en schématique montrent que la nouvelle topologie des 
redresseurs peut fonctionner sur une large plage de fréquences jusqu'à 50 MHz Figure 5.9). Les 
résultats (Figure 5.10)  montrent é galement qu e s ur une  pl age s pécifique de  c apacité, l a 
performance d e l a s tructure en  t ermes d e P CE et  V CR n e d épendent p as d e l a t aille d es 
condensateurs intégrés. On note aussi que la structure de SRR offre un r endement proche de sa 
valeur m aximale a vec un c ondensateur de  4 pF  l orsqu'il e st i ntégré à  un pr ocessus CMOS 
standard. L'utilisation d'un condensateur bootstrap plus petit implique aussi de temps plus court 
pour le chargement proche de la tension de crête. La configuration de SRR permet d’obtenir des 
efficacités de puissance aussi élevées que la structure DRR-4 pour une large plage d'amplitudes 
l’entrée du circuit. 
La SRR proposé a été étudiée et fabriquée en utilisant un processus CMOS standard 0.18 µm 
6-Métal/2-Poly TSMC 3,3V. La puce mesure 180×600 μm 2
7.  Conclusions 
. En comparant la surface de silicium 
utilisée par l es circuits S RR e t D RR-1, qua nd l 'intégration de  t ransistors de  di mensions 
comparables, montre une économie de près de 70% dans la zone perdue de la puce. 
Les redresseurs sont des circuits qui sont utilisés pour transformer l 'énergie obtenue à partir 
de l a pl upart d es s ources d 'énergie e n un e alimentation D C. Basé s ur l e t ype d’ élément de   
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rectification, les c ircuits de redresseur sont c lassés comme actifs e t passifs. La topologie grille 
croisée-couplée passive peut remplacer une ou deux diodes de redresseur en pont conventionnels 
par des commutateurs MOS et  donc elle présente une p lus g rande efficacité de puissance. Les 
redresseurs a ctifs u tilisent d es c ircuits a ctifs p our c ontrôler le s commutateurs M OS. Ils 
présentent généralement une efficacité énergétique plus élevée que le redresseur passif pour les 
fréquences de fonctionnement faibles ou moyennes. Ils sont cependant limités par les pertes de 
commutation, la  complexité e t les d ifficultés de conception. Nous avons proposé une  nouvelle 
structure  de redresseur pleine-onde intégrée qui u tilise les qualités intrinsèques des transistors 
MOS sélectionnés comme comparateurs fonctionnant dans l a région t riode, pour  atteindre un e 
efficacité d e p uissance accrue et u ne ch ute d e t ension r éduite. Le d esign n e n écessite n i u ne 
source d 'énergie i nterne, ni  un c hemin d e s ignal a uxiliaire pour  pr oduire de  l a pui ssance a u 
démarrage. 
Il a é galement é té m ontré qu’ avec un t ransistor MOS c lassique qui  a  un e t ension de  s euil 
régulière, l 'application simultanée de la structure croisée-couplée  e t les techniques de réduction 
du seuil permettent d’obtenir une chute de tension très faible dans les commutateurs de passage 
principal. Cela engendre des efficacités de puissance et de tension significativement plus élevée 
comparée aux redresseurs avec les structures conventionnel en pont et à grille croisée-couplée. 
Différents redresseurs passifs basés sur la technique bootstrap ont également été proposés. Ils 
utilisent de s c ondensateurs s imple ou doubl e amorçage pour  r éduire l e s euil effectif d es 
commutateurs du p assage pr incipal. La s tructure m ono-réservoir économise l a s urface requise 
sur la puce par rapport à la topologie à double réservoir. 
L'utilisation de  diodes parasites des jonctions, disponibles dans le procédé CMOS s tandard 
ainsi que d’une technique de polarisation à courts chemins auxiliaires et de circuit “close-track” 
ont été introduits. Ils simplifient le redresseur, tout en maintenant son efficacité de puissance  à  
un niveau élevé.  
Avec une amplitude de source de 3,3 V et par rapport à la porte croisée couplée topologie, le 
redresseur pr oposé of fre une  pui ssance a méliorée e t une  e fficacité de  c onversion de  t ension 
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allant j usqu'à 10%  e t 16 % de pl us respectivement. Le r edresseur p roposé u tilise l a t echnique 
bootstrap, y compris les doubles et simples réservoirs. Ils sont bien adaptés pour des amplitudes 
d'entrée t rès basses. Ils présentent des rendements de conversion de puissance et de tension de  
75% et 76% à l'amplitude d'entrée de 1,0 V et ils permettent de maintenir des rendements élevés 
sur les amplitudes d'entrée supérieure à 1.0V. Le redresseur à simple réservoir permet également 
d'économiser 70%  de l’aire r equise pour  i ntégrer un r edresseur double-réservoir. T ous l es 
redresseurs ont  été mis en  œuvre en utilisant la technologie CMOS 0,18 µm et ils sont conçus 
pour produire un courant de charge de plus de 2 mA lorsqu'ils opèrent dans la bande ISM jusqu'à 
50 MHz. 
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Chapter 1 : INTRODUCTION 
1.1 Motivation  
Nowadays, inductive RF links are a preferred solution to power up a  wide range of wireless 
devices including, but not limited to, smart implantable medical devices, low-cost passive radio 
frequency identification (RFID) t ags, and wireless s ensor n etworks. In s uch s ystems, t he s ame 
link is typically used both for power and data transmission. However, this method suffers from 
poor e lectromagnetic c oupling, a nd t he s trong d ependence o f r eceived p ower t o t he di stance, 
orientation a nd di splacement of  t he remote transmitter c an r esult in  a  lo w p ower e fficiency. 
Power scavenging techniques are shown to be able to harvest significant amount of power from 
the environment including the human body. All these techniques require transforming the energy 
from an AC signal to an unregulated DC voltage, in order to supply power to the various blocks 
in their power conversion chain.  
Previously developed power systems generally use rectifiers in their front-end to accomplish 
the AC to DC conversion. The power efficiency of the rectifiers therefore significantly affects the 
performance and the characteristics of the power conversions chain. 
The ne ed for c onfigurations w ith hi gher po wer efficiencies a nd greater output vol tage ha s 
attracted m any r esearchers t o i mprove t he p erformance of  t he pow er c onversion chain i n 
wirelessly powered systems. For an inductively coupled power chain, it is important to mention 
that a m ore efficient rectifier can deliver a given amount of power for a l esser voltage induced 
across the secondary coil. Thus, it requires a smaller coupling coefficient and allows for a greater 
relative distance between the coils. 
1.2 Research Problems 
Conventional i ntegrated passive rectifiers use i nefficient pa rasitic j unction diodes or  diode-
connected M OS t ransistors. T heir performance is s ignificantly d egraded b y t he f orward-bias 
voltage drop of diodes or the threshold voltage of MOS transistors. Such threshold voltage results 
in a s ignificant p ower l oss w ithin t he r ectifier, which af fects t he o verall p ower ef ficiency and 
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decreases t he de livered vol tage t o t he f ollowing bl ocks. T his ne gative i mpact be comes 
increasingly significant in the design of low-voltage power supplies. Such low-voltage supplies 
are common with sub-micron CMOS technologies. Moreover, in diode-connected rectifiers, VGS 
of the transistors is modulated by VDS. Therefore, for voltages around the threshold voltage (VTh
Furthermore, t ransistors i mplemented w ith C MOS pr ocesses commonly s hare a global 
substrate. Depending on the biasing of the bulk terminals, there exist time intervals in  which a 
significant a mount of  l eakage c urrent m ay flow f rom the bul k of  pM OS t ransistors i nto t he 
substrate. For rectifier circuits where input and output voltages vary significantly over time, this 
scenario i s ve ry l ikely. Note t hat t he l eakage current t hrough t he m ain pa ss M OS t ransistors 
which carry high load currents may drastically a ffect the overall power e fficiency of a rectifier 
and potentially trigger a latch-up condition. Therefore, one should take extensive care to ensure 
proper bulk biasing for the main switches.  
), 
the l atter pa rameter changes s lightly from f orward t o r everse conduction. T his s ubjects t he 
structure to significant leakages and leads to inefficient rectification.  
Active rectifier configurations have been reported to have higher power efficiency compared 
to their passive counterparts. They use active circuitry such as comparators to control the main 
pass M OS s witches, r eplacing t he di ode-connected t ransistors. T hey offer f aster s witching 
between the ON and OFF states and allow reducing leakages. However, they generally require an 
independent power source to operate and the associated extra circuitry adds to design complexity 
and pow er consumption. T hese dr awbacks t ypically out weigh t he b enefits t hey of fer and limit 
their a pplication t o s ystems w here a n a uxiliary pow er s ource i s pr esent. T he a uxiliary power 
source m ay co me f rom a s econdary l ow ef ficiency p arallel r ectifier, o r a l arge c apacitor. T he 
design of high-speed high-resolution low-power comparators, which are a core block in an active 
rectifier, can be very challenging. This is particularly true when the power source to be rectified 
is recovered from a signal whose frequency can exceed 10 MHz.  
1.3 Research Objectives 
The main objective of this thesis is to introduce an integrated high-efficiency CMOS rectifier 
for low-voltage and high current applications. Based on the research problems and requirements, 
the detailed objectives of this thesis are as follows: 
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- To develop a rectifier that can be integrated in standard sub-micron CMOS processes to 
achieve high performance, with low area and cost. 
- To maintain high performance with asymmetric inputs. Asymmetric inputs may be result 
from sudden changes i n t he di stance and or ientation of  t he pr imary and the secondary 
coils in an inductively powered system. 
- To reduce reverse currents from the output load back to the input source. 
- To be  f unctional ove r a  w ide r ange of  f requencies i n t he M Hz r ange. This f requency 
range is  s uited f or ma ny industrial, s cientific, medical ( ISM) an d R FID ap plications 
operating in HF, VHF and UHF bands. 
- To be robust and reliable against leakages into the substrate and reduce risks of latch-up.  
- To be able to provide a load current in the mA range. High current capability is required 
for many applications including biomedical stimulation. 
- To be sufficiently sensitive to low input amplitudes. This is especially challenging with 
advanced s ub-micron p rocesses, w here t he t hreshold v oltage d oes n ot s cale w ith t he 
nominal supply voltage. 
1.4 Research Contributions 
In this thesis, we have achieved three main contributions with respect to the development of 
full-wave high-efficiency low-voltage integrated rectifiers capable of handling high load currents. 
It includes the design and implementation of active and passive rectifiers reported in: 
• S. Hashemi, M. Sawan, and Y. Savaria, “A novel low-drop CMOS active rectifier for 
RF-powered devices: Experimental results, Elsevier Microelectronics Journal, no. 40, 
pp. 1547-1554, Jan. 2009. 
• S. H ashemi, M . S awan, a nd Y . S avaria, “ A high-efficiency lo w-voltage C MOS 
rectifier f or h arvesting en ergy i n i mplantable d evices,” IEEE T ransactions o n 
Biomedical Circuits and Systems (April 2011, Paper to appear). 
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• S. Hashemi, M. Sawan, and Y. Savaria, “Low-area and flow-back current free CMOS 
integrated rectifiers f or p ower s cavenging d evices,” IEEE T rans. Circuits a nd 
Systems: Regular Papers-I (June 2011, Submitted). 
Before co ming u p w ith t he n ew r ectifier ar chitectures, w e p roposed a n ew high-level 
modeling t echnique for pow er c onversion c hains [ 69]. T his m odel i s ba sed on  a nalytical 
expressions, behavioral and/or empirical considerations in the design of power chains to quickly 
predict the dissipated power and estimate the power efficiency. Using this model, the impact of 
power efficiency degradation due to non-ideal characteristics of various blocks in a typical power 
conversion chain was studied in detail as reported in.  
• S. H ashemi, M . S awan, Y . S avaria, “A P ower P lanning M odel f or Implantable 
Stimulators”, IEEE International S ymposium o n C ircuits a nd S ystems ( ISCAS), 
Greece, May 2006.  
Following is a detailed list of contributions in the proposed architectures for active rectifiers: 
• Configuring the rectifier based on a p artially gate cross-coupled structure which implies 
positive feedback and maintains maximum input voltage swing for the main switches.  
• Replacing di ode-connected t ransistors w ith l ow-loss M OS s witches a cting in  th e tr iode 
region, where they present a very low voltage drop. 
• Using inherent characteristics of MOS transistors as comparators in  place of an explicit 
comparator, which results in circuit simplicity, power savings, and area reduction. 
• Applying th e d ynamic b iasing t echnique t o t he bul k of  t he m ain pa ss s witches, w hich 
results in less leakage through the substrate and reduced risk of latch-up. 
• Employing s mall p ull-up t ransistors i n t he c ontrol c ircuit of  t he m ain s witches w hich 
helps preventing floating gates and associated drawbacks during inactive periods. 
• Using low-threshold MOS transistors within the control scheme to reduce the dead zone 
for the comparators. This results in increasing the sensitivity of the rectifier circuit to low 
amplitude inputs. 
5 
 
 
• Driving the gate of all transistors in the control path with the highest voltages available in 
the ci rcuit t o i ncrease t heir s peed an d t ransconductance an d r educe t heir ch annel 
resistance. 
• Considering adequate timing for the rectifier by proper sizing the transistors, to maintain 
high-efficiency over a wide range of operating frequency in the MHz range.  
• Developing a test setup with an isolating transformer to generate a floating source. 
• Implementing the proposed passive rectifier in the TSMC 0.18 µm CMOS process. 
• Evaluating the effect of a local (isolated) substrate to implement the dynamic bulk biasing 
technique on nMOS native transistors. 
• Implementing a  pr ecise m easurement t echnique f or e valuating t he i nput a nd out put 
voltages and currents to calculate the power efficiency. 
Two rectifiers topologies based on the bootstrapping technique were also proposed to reduce 
the e ffective t hreshold v oltage of  t he m ain p ass transistors. T he p roposed doubl e-reservoir 
rectifier is the result of the following contributions: 
• Implementing the bootstrapping technique using small integrated capacitors to reduce the 
effective threshold of main pass switches. 
• Configuring t he r ectifier b ased o n p artially gate cr oss-coupled s tructure w hich i mplies 
positive feedback and maintains maximum input voltage swing for the main switches.  
• Using auxiliary paths for circuit startup using diode-connected MOS transistors in parallel 
with the main pass pMOS switches. 
• Applying t he d ynamic bul k bi asing t echnique t o t he c harging t ransistors a nd f ixing t he 
bulk voltage of main pass switches to the output voltage in order to minimize leakage into 
the substrate. 
• Implementing the proposed passive rectifier in the TSMC 0.18 µm CMOS process.  
The proposed single-reservoir rectifier is an improved version of the double-reservoir rectifier 
with the following contributions: 
• Introducing a  s hort a uxiliary p ath u sing th e p arasitic d iffusion-bulk j unction di ode of  
main pa ss pM OS s witches t o c reate a pa th be tween t he s ource a nd t he boot strapping 
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capacitor p articularly at startup. T his p ath r eplaces t he e xplicit di ode c onnections a nd 
simplifies the rectifier circuit. 
• Introducing a  c ontrol scheme t o r educe t he f low-back current b y r egulating t he 
conduction angle of main pass transistors.  
• Introducing a  c lose-track s cheme using t he pa rasitic di ffusion-bulk j unction di ode of  
charging t ransistors to force the bootstrapping capacitor vol tage closely track the output 
voltage. Close-tracking limits the voltage difference between the bootstrapping node and 
the output to the voltage drop across a diode. This simple structure significantly reduces 
the flow-back current through the main pass transistors. 
• Introducing a smart polarity selective control scheme for asymmetrical inputs to share the 
bootstrapping c apacitor be tween t he pos itive a nd n egative cycles. Using a  s ingle 
bootstrapping capacitor results in considerable area savings.  
• Implementing the proposed passive rectifier in the TSMC 0.18 µm CMOS process.  
1.5 Thesis Organization 
This th esis is  w ritten in  a p aper-based format an d co ntains c opies of  t he publ ished j ournal 
article in chapter 3, the accepted journal article in chapter 4, and the submitted journal article in 
chapters 5. 
Chapter 2 reviews the principles and classification of power rectifiers. It highlights key issues 
and major challenges in their design and implementation in CMOS processes both at device and 
architecture levels. It also introduces important metrics to evaluate the performance of rectifiers 
and di scusses s everal a pproaches t o opt imize t hem. V arious a nalysis methods a nd m odeling 
techniques for rectifier circuits are also presented. It covers all the significant related work in the 
power rectifier d omain a nd b riefly d escribes th e s uggested to pologies a long w ith th eir 
achievements. This review will be submitted for publication shortly. 
The design and implementation of a new rectifier is discussed in chapter 3, where an active 
rectifier with a g ate cr oss-coupled t opology i n pl ace of  t he di ode-connected t ransistors i n 
conventional r ectifiers i s i ntroduced. U sing t he inherent ch aracteristics o f M OS t ransistors as  
comparators, dynamic bulk biasing of main pass switches is proposed, and pull-up transistors are 
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used t o a void f loating gates i n t hat pr oposed r ectifier. R esults obt ained f rom s imulations a nd 
measurements r eveal t hat t he pr oposed r ectifier e xhibits s ignificantly hi gher pow er e fficiency 
compared t o co nventional r ectifier s tructures f or a w ide r ange o f o perating frequencies i n t he 
MHz range. This work was published in Elsevier Microelectronic Journal in January 2009. 
Using the bootstrapping technique to reduce the effective threshold voltage of MOS switches, 
an integrated full-wave high-efficiency rectifier with a gate cross-coupled topology is proposed in 
chapter 4. T he r ectifier uses t wo boot strapping c ircuits attached t o m ain p ass M OS s witches 
along with auxiliary paths to activate the bootstrapping circuit at startup. The voltage drop across 
the rectifier is  s ignificantly reduced, making it s uitable for low-voltage applications. This work 
was submitted to IEEE transactions on Biomedical Circuits and Systems in April 2011 a nd was 
accepted with minor corrections on July 11th
A s ingle-reservoir rectifier i s p roposed in chapter 5, i n which a s ingle bootstrapping circuit 
serves for both of input cycles. The rectifier presents a performance as high as a double-reservoir 
structure in terms of power efficiency and voltage conversion ratio, while saving almost 70% of 
the die area.  Several bulk biasing approaches for the main and charging transistors including the 
short auxiliary paths and the close-track scheme are suggested. The new biasing techniques use 
parasitic d iffusion-bulk junction di ode of  t he m ain a nd c harging t ransistors, w hich r esults i n 
considerable s implifications i n t he d esign. T he f ormer s erves f or c ircuit s tartup and th e la tter 
eliminated the reverse leakage current. The resulting configuration produces the best performance 
among all double-reservoir structures. This work was submitted to IEEE Transaction on Circuits 
and Systems: Regular Papers-I in June 2011. 
, 2011. 
Chapter 6 c overs the general discussions about the thesis and finally, the conclusions of this 
thesis, along with few recommendations for the future works are presented in chapter 7. 
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Chapter 2 : INTEGRATED HIGH-EFFICIENCY LOW-VOLTAGE 
CMOS RECTIFIERS FOR WIRELESSLY POWERED 
APPLICATIONS: PAST AND PRESENT 
2.1 Introduction 
 Advances in wireless communications have led to the development of  l ow-voltage and low-
power i ntegrated c ircuits. T hey are n ecessary f or s upporting t he f unctionality a nd me eting th e 
desired p erformances o f em bedded electronic systems, s uch as  wireless s ensors n etworks 
[4,30,37], radio frequency identification (RFID) tags [11,34], smart biomedical devices [57,81], 
and general w irelessly p owered d evices. These ap plications r equire h igh-efficiency, h igh-
sensitivity, l ong ope rating t ime, a nd l ow-power r ectifiers a s o ne o f th eir mo st c ritical c ircuit 
elements. 
Various powering techniques including embedded batteries and transcutaneous transmission 
are relatively constrained in terms of energy density, device lifetime, potential hazards to human 
safety, i ntegration, a nd required s pace. On t he other ha nd, e nergy ha rvesting t echniques a re 
processes by which energy readily available from the environment (including the human body) is 
harvested an d co nverted i nto u sable el ectrical en ergy. R emarkable efforts d edicated t o 
developing these t echniques r eveal t hat t hey can b e inexpensive, hi ghly c ompatible with 
electronics, a nd c apable of  pr ocuring hi gh pow er l evels. H owever, d espite th e s ignificant 
progress in the recent years [8-9], these techniques are not considered reliable yet [41,155]. 
Several types o f w ireless s ystems b enefit f rom inductive lin ks to  e xtract p ower f rom th e 
signal received by an antenna [45,167]. In this case, a radio frequency (RF) signal is commonly 
used to s imultaneously t ransmit da ta and t ransfer the energy required for carrying the intended 
functions. T his t echnique i s m ore c onvenient a nd a dvantageous c ompared t o w ired [ 81] a nd 
battery-based architectures [101]. This is particularly true for biomedical implants where human 
safety and convenience are involved and system autonomy is a requirement. In such applications, 
a highly efficient rectifier can reduce the total required power and consequently reduces the risk 
of potential tissue damage caused by overheating. Overheating may be the result of absorption of 
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RF pow er i n t issues s urrounding t he i mplanted de vice w hich i ncreases w ith t ransmission 
frequency and a mplitude. P assive R FID t ags a nd s ensor node s often us e i nductive l inks to 
wirelessly pr ocure t he r equired pow er. A part f rom t echnology l imits, s haring a c ommon r adio 
field f or da ta a nd po wer t ransmission makes t he i nductively pow ered s ystem s usceptible t o 
significant i nput a verage pow er v ariations due t o pos sible c hange i n ope rating di stance and 
orientation of  t he pr imary coil w ith r espect t o t he s econdary on e. A ny amplitude m odulation 
scheme in data transmission will also directly influence power transmission.  T hese changes in 
input pow er a nd pr esence of  a mplitude m odulation i nevitably l ead t o l arge f luctuations i n t he 
input s ignal l evels w hich c an be  de trimental t o t he f unctionality of s upply s ensitive a nalog 
circuits. In extreme cases, excessive drop in supply vol tage could t rigger a  power-on-reset and 
interrupt normal functionality, and excessive supply voltage may subject the device to reliability 
issues. 
Most of the energy transmission systems sources, including inductively-powered circuits and 
self-powered s ystems b ased o n p ower s cavenging t echniques, employ alternating cu rrent ( AC) 
sources to deliver power. This AC signal must be transformed into a DC supply using a rectifier 
to power electronic devices. An essential part of a power rectifier is its rectifying element, very 
often a  di ode, which provides a  uni directional path f or t he current f lowing from t he s ource 
toward t he l oad. In general, rectifiers m ay be fabricated us ing s olid-state di odes, t hyristors, 
vacuum tubes, mercury arc valves, and other components. 
Power ef ficiency of the rectifier s ignificantly af fects the performance and characteristics o f 
the power conversion chain. It is therefore crucial to use a high-efficiency rectifier in the front-
end of the power conversion system. There is no recent comprehensive survey on t he structure, 
performance, and applications of power rectifies.  Authors in [153] presented some survey on the 
contributions to the field; however while emphasizing on high power rectifiers, they do not cover 
low-voltage a nd hi gh-efficiency pow er r ectifiers. A uthors ha ve r eported d ifferent r ectifiers 
structures and implementations for various applications, which will be addressed throughout this 
paper along with discussions on their operation, features (advantages and/or disadvantages), and 
applications.  
The r ectifiers may u se d evices imp lemented b y s ilicon-on-isolator ( SOI) [ 34,77,164], b y 
bipolar-metal o xide s emi-conductor ( BiCMOS) [ 47], or  b y m icro-electro-mechanical s ystems 
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(MEMS) [120] processes. These rectifiers are not covered as they are not supported by standard 
CMOS processes. 
This chapter focuses on rectifiers used for power conversion, which excludes t he so c alled 
precision rectifiers. This other class of  rectifiers used for s ignal processing pu rposes i s beyond 
the scope of this thesis.  
2.2 Design and Implementation Challenges for Passive Rectifiers 
In low power devices, it is imperative for the rectifier to be highly efficient when converting 
small a mplitude A C in put s ignals to  D C s upply w ith min imum p ower d issipation. F or a n 
inductively coupled pow er conversion chain, a more e fficient r ectifier can de liver more output 
DC power from the same AC signal induced across the secondary coil. Thus, a power conversion 
chain e mbedding a  mo re e fficient r ectifier m ay allow o peration w ith a  s maller c oupling 
coefficient or a larger distance between the primary and secondary coils. Many design parameters 
such as input impedance matching network, size and type of main switches, operating frequency, 
output ripples, threshold voltage, load current and bulk biasing may affect the performance of an 
integrated rectifier in a power conversion chain. The rest of this section reviews the importance 
of these factors. 
2.2.1 Size of Main Switches 
A r ectifier ci rcuit can  b e i mplemented u sing M OS s witches co nnected an d u sed as  d iodes. 
These transistors have a certain threshold voltage, and they operate at up to some frequency. As 
for the size of MOS switches, larger W/L will result in lower impedance that may produce larger 
output v oltage and s horter s witching time . T his ma inly results f rom th e f act th at la rger W /L 
produces a larger saturation current and a smaller channel resistance. However, power efficiency 
does n ot n ecessarily i ncrease as t he r everse c urrent w ithin t he s witches i s al so i ncreased an d 
parasitic c apacitances as sociated w ith t hem i s also i ncremented. It w as s hown t hat s ubstrate 
losses, which is omnipresent in bulk CMOS, has a simple dependency on the substrate parasitic 
resistance, and a q uadratic dependency on substrate parasitic capacitance as  well as  on t he R F 
signal vol tage an d f requency [ 86]. Larger d evices w ith h igher p arasitic cap acitances ar e al so 
shown to lower the output voltage of a charge pump based rectifier [108]. It is therefore required 
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that t he s ize of  di ode-connected M OS tr ansistors b e o ptimized to  ma ximize power ef ficiency 
[33,108-109,173-174]. A uthors i n [ 31] pr esented va rious i ssues a nd t rade-offs t hat l ead t o t he 
development of a pure CMOS rectifier. 
2.2.2 Operating Frequency 
For inductively powered systems, where the data and power are transmitted simultaneously, 
the R F t ransmission f requency i s p artly de termined b y t he required d ata t ransmission r ate. 
Therefore, t he t ransmission f requency s hould be  hi gh e nough t o a llow a  l arge ba ndwidth f or 
duplex communication between transmitter and receiver. The data transmission rate also depends 
on data modulation and encoding techniques [3,59,165]. Implementing circuits operating at high 
frequencies i mplies a  c omplex de sign w hich i s g enerally m ore pow er hungry. In bi omedical 
implants how ever, pow er l osses due  t o t issue a bsorption i ncrease w ith f requency resulting i n 
overheating t he s urrounding t issues. T he ope rating f requency i s t hen bound b y t he m aximum 
electromagnetic radiation limits. Therefore there exists a clear trade-off in selecting the frequency 
of operation. Previous studies have shown that for carrier frequencies between 1 and 10 MHz, RF 
energy penetrates the body with minimum loss [165] and high frequencies (>20 MHz) should be 
avoided to minimize  tissue damage.  
2.2.3 Output Ripples 
The output waveform of a rectifier typically shows ripples due to charging and discharging of 
the output capacitor. On the other hand, many analog circuits require a constant supply voltage to 
maintain their functionality and performance. Thus, it is often desirable to reduce the amount of 
output r ipples. T he m agnitude of  t he r ectifier o utput r ipples c an be  s ubstantially r educed b y 
increasing the source operating frequency, or by using larger output capacitances. Using a large 
output c apacitor how ever i ncreases t he s ettling t ime of  t he out put vol tage de grading i ts hi gh 
frequency performance [109]. 
2.2.4 Threshold Voltage 
The M OS t hreshold v oltage i s a p rocess d ependent p arameter. It i s a v oltage b arrier t hat 
hinders A C-to-DC conversion. It h as pr ofound impacts on r ectifier pe rformance consisting of  
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diode-connected MOS d iodes. F irst, t he product of t he t hreshold vol tage by the diode forward 
current r epresents a  pow er di ssipation t hat de grades r ectifier pow er c onversion e fficiency. 
Secondly, i t d ecreases the r ectifier average ( DC) o utput voltage, i ncreasing t he r equired 
minimum a mplitude o f th e A C in put v oltage. T hird, w ith f ixed s upply, a  s mall in crement o f 
threshold voltage demands a similar increase in input source voltage while keeping a negligible 
disturbance to its diode current, hence input resistance of the rectifier increases in proportional to 
threshold voltage. Similar to the transistor sizing problem, any increase in input resistance creates 
a current divider by shunting more current through input parasitic capacitance, hence subjecting 
the rectifier to further losses [31]. 
The threshold voltage of a MOS transistor is related to its size (W/L) and bulk biasing. These 
effects are captured in the so-called body-effect that can increase the effective transistor threshold 
and i ts ne gative imp act. T his e ffect can b e a lleviated b y th e tr ansistor configuration ( use o f 
pMOS transistors as main switches), and/or by increasing the aspect ratio of the MOS transistors, 
and/or by properly biasing the transistor bulks. However, trying to influence the threshold may be 
challenging as it may: 1) increase area; 2) cause latch-up hazards due to the lack of a well-defined 
supply vol tage a nd due  t o t he p resence of  m ultiple pa rasitic t ransistors; 3)  d egrade hi gh 
frequency performance due to parasitics associated with large transistors and to the presence of 
extra well parasitic junction capacitances at the RF driving point [31]. 
Process f oundries o ffer s everal opt ions f or t he t hreshold vol tage of  t ransistors. S ome 
advanced CMOS processes provide transistors with different (low, medium and high) threshold 
voltages. Intrinsic devices, sometimes referred to as native devices, are created by blocking the 
channel i mplantation p rocess s teps t o c reate a  c hannel w ith v ery l ow d oping, w hich generates 
devices with near zero threshold voltages (50-100 mV) [160].  In twin-well CMOS and silicon-
on-insulator (SOI) processes, both pMOS and nMOS intrinsic devices can be fabricated, which is 
not the case for single-well processes.  
Use of  l ow- or m edium-threshold de vices [29,34,38,43-44,55-56,90,106,108-111,160-
161,173-174,176-177]  a ppears t o be  a promising solution to t he problems associated with t he 
threshold voltage of MOS transistors connected as diodes. However, using threshold voltage less 
than 100 mV is not recommended because all transistors can turn on s imultaneously and lead to 
severe reverse leakage current [33].  
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In general, ve ry l ow i nput a mplitudes f ail to t urn on di ode-connected M OS t ransistors a nd 
hence cannot generate a forward current to charge the storage capacitor. On the other hand, low-
threshold t ransistors t end t o i nduce hi gh l eakage c urrents t hat c an ha ve s ignificant de trimental 
effects. T herefore, for a r ectifier i mplemented u sing n ative t ransistors, t he pow er consumption 
can increase remarkably, especially at low input amplitudes, which deteriorates its performance. 
Many authors [38,111,160, 169,175]  have reported such poor  performance when low-threshold 
MOS transistors are used as diodes in the main path of the rectifiers. This effect can, in part, be 
countered by increasing the operating frequency or the value of the storage capacitor. However, 
when v ery h igh v alues o f ei ther f requency o r cap acitance are n eeded, t his o ption b ecomes 
unfeasible [38]. The possibility of using Schottky devices, which offer a forward drop lower than 
regular diodes instead of low-threshold MOS devices, depends on their availability, their cost and 
the threshold voltage variations. 
2.2.5 Load Current 
Low-current i ntegrated full-wave r ectifiers are u sed i n r emote s ensing [ 54] an d radio-
frequency identification (RFID) [114] applications. However, there are also applications, such as 
in biomedical implants target stimulation large number of sites, which require high current values 
[48-51]. Effective p ower d elivery for s uch ap plications t ypically r equires a n out put c urrent of  
around 20 m A. T his c urrent w hen combined with a  m egahertz i nput s ource i nduces m ajor 
challenges in the design and implementation of a power conversion chain.  
In order for the rectifier to source a large output current, large transistors should be used to 
minimize the conduction power loss. However, compared to a  hundred-kHz input, a  megahertz 
input s ignal can lead to higher losses in the rectifier associated with the leakage current due to 
more f requent i mproper switching o f la rge-size power t ransistors. The d esign o f s everal h igh-
current wideband integrated rectifiers in CMOS and BiCMOS processes are presented in [52]. A 
variety of  on -chip c onventional B JT br idge r ectifiers w ith di fferent topologies, f requency 
response, size, breakdown voltage, and current handling capabilities were tested. 
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2.2.6 Bulk Biasing 
In a r ectifier s tructure supplied b y a n i nductive l ink, M OS t ransistors s hare t he s ame 
substrate. Their sources are connected to the secondary coil. The terminals of this coil are subject 
to large variations in the source-bulk voltage. They go above the output voltage, and below the 
ground. T herefore, t he transistors t hat e xperience s uch l arge f luctuations m ay be s ubject t o 
significant substrate leakage currents leading to latch-up. This phenomenon could constrain the 
power efficiency of the circuit and compromise its reliability. It is crucial then to reduce this risk 
by preventing the vertical parasitic transistors from turning on. T herefore, the body potential of 
main pa ss M OS t ransistors s hould be  pr ecisely controlled. U se of  f ixed [ 54,119] or  d ynamic 
[2,8,16-20,28-29,47-48,52,56,89,114,127,154,169] bi asing s chemes ha ve be en i ntroduced f or 
such pur pose. Authors have a lso m ade a dditional e fforts t o r educe t he r isk of  l atch-up b y 
following s trict la yout guidelines. S ome o f th ese g uidelines in clude a ttention to  large c urrent 
handling capability, obs erving a  m inimum di stance be tween l arge d evices, a nd i nsertions of  
guard r ings around potential injectors. Separating the wells of large t ransistors from the rest of  
circuit is also suggested in processes where deep n-wells are available [47,52,76]. 
The D ynamic Bulk S witching ( DBS) te chnique is  imp lemented u sing a n a uxiliary p air o f 
transistors t o s electively bi as t he bul k of  t he t argeted t ransistors, as s hown i n F igure 2.1. T he 
output of the circuits should be connected to the bulk of the targeted MOS transistor. Depending 
on the type of transistor, adequate nMOS or pMOS auxiliary pairs should be employed. For an 
nMOS transistor, for which the bulk should be connected to the lowest voltage in the circuit, the 
nMOS only circuit is used. The pMOS only circuit is used for dynamic bulk biasing of the pMOS 
transistor, f or w hich t he bul k s hould b e connected t o hi ghest a vailable vol tage. T hese bul k 
biasing circuits do not let the parasitic vertical BJT transistors to turn on a nd leave little chance 
M1M2
VIN-1 VIN-2
VOUT-1
M3M4
VIN-3 VIN-4
VOUT-2  
 (a) (b) 
Figure 2.1. Dynamic bulk switching scheme: (a) for nMOS transistors, (b) for pMOS transistors. 
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for leakage current or latch-up. Another advantage of this configuration is the elimination of the 
body effect on t he rectifying MOS t ransistors [76]. Although the DBS technique i s reported to 
effectively reduce the substrate leakage current and body effect, however, it subjects the design to 
further pow er c onsumption w hich i s a gainst t he obj ectives f or m any de signs. T he D BS c ircuit 
does not  pr operly work when t he i nput amplitudes a re be low t he t hreshold of  t he t ransistors, 
leading to a high impedance output. Lack of a proper bias voltage at the bulk during low input 
intervals can significantly increase leakage currents through the bulk. 
2.3 Performance Metrics and Classification of Power Rectifiers 
For a p ower r ectifier, t here ar e d ifferent p arameters s uch i ts power c onversion e fficiency 
(PCE), voltage conversion ratio (VCR), average (DC) output voltage, minimum input voltage and 
average l oad cu rrent w hich m ay b e ch aracterized. P CE i s d efined as  t he r atio o f t he p ower 
dissipated b y t he l oad compared t o t otal po wer c onsumed b y th e r ectifier c ircuitry. T his 
parameter is commonly used to compare different rectifier. The PCE of a r ectifier is affected by 
its c ircuit t opology, diode-device pa rameters, amplitude and f requency of  i nput RF s ignal, and 
output loading conditions. VCR is defined as the ratio of the average (DC) output voltage to the 
input peak amplitude. The minimum input voltage is the minimum voltage that could activate the 
rectifier. The maximum input voltage is determined by the maximum voltage that the devices can 
sustain. It m ay b e a ssociated w ith ga te br eakdown or  a ctivation of  r everse bi ased j unctions or  
parasitic d evices. T hese maximum an d m inimum v oltages d etermine t he d ynamic r ange o f t he 
rectifier. R ectifiers m ay have al so been cat egorized b y t heir l oad current handling capabilities. 
Authors ha ve pr esented approximate f ormulas f or t he c alculation of  t he output vol tage, r ipple 
voltage, and the RMS/peak values of the source current of different rectifier circuits. 
Power r ectifiers ar e al so cl assified b ased on  t he m ethod b y which t heir di odes are 
implemented. R ectifier c ircuits us ing pa ssive c omponents, s uch a s di odes or  di ode-connected 
MOS tr ansistors a re called p assive r ectifiers. A ctive r ectifiers are th ose in w hich th e d iode is  
implemented using active elements that typically consist of MOS switches, comparators and their 
peripheral circuitry. Recently, some passive-active rectifiers with multi-stage configuration have 
been i ntroduced. T hese c onfigurations c ombine s tages of  di fferent c lasses ( either act ive o r 
passive). 
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2.3.1 Diode Implementations 
Depending on t he features a nd characteristics of  t he pr ocess i n us e, di odes c ould be  
implemented i n di fferent w ays. In t he pr ocesses w here i ntegrating di odes a long with ot her 
components i s not  po ssible, e ither di screte ( off-chip) or  h ybrid di ode br idge [ 6,15,59,107] a re 
used. T his a pproach i ncreases t he num ber o f o ff-chip components a nd t he s ize of  t he s ystem. 
Implementing an on-chip rectifier with CMOS technology offers several advantages.  Integrated 
rectifiers a) can  be fast enough to operate in the MHz range due  to the elimination of  of f-chip 
interconnect and parasitic components, b) are compatible with other circuitry that can be realized 
using IC fabrication processes, c) are miniaturized, and d) can be manufactured at low cost. Many 
authors pr oposed d ifferent m ethods t o i mplement di odes i n s tandard C MOS pr ocesses a s 
discussed in the sequel.  
2.3.1.1  P-N Junction Diode 
In the standard CMOS processes floating power diodes are not available. Instead, inefficient 
parasitic diodes formed at different P-N junctions are mainly used [82]. Forward biasing some of 
the said diodes can result in forward biasing of the parasitic BJTs with significant power loss and 
potential r isk o f la tch-up. T o a lleviate t his c onstrain, s ome de signs m ake us e of  B iCMOS or  
discrete di odes. The j unction di odes s haring d iffusion r egions a lso s uffer from l ow r everse 
breakdown vol tage d ue t o hi gh l evel of  dopi ng i n di ffusion r egions. Ignoring t he l eakage 
currents, di ode l osses a re m ainly due  t o r esistive l osses w hen c urrent f lows t hrough t hem. 
Therefore, in  o rder to  r ealize a  h igh e fficiency r ectifier, d iodes w ith s mall tu rn-on vol tage are 
necessary. T he t ypical f orward-bias vol tage t hreshold of  a  P -N di ode ( typically 500 -600 m V) 
significantly d egrades the P CE of  pow er c onversion c hains op erating at lo w v oltages. 
Nevertheless, simple P-N junctions are usually avoided in CMOS technologies because of above 
mentioned challenges. 
2.3.1.2 Schottky Diode 
Owing t o t heir l ow s eries r esistance a nd s mall f orward bi as vol tage dr op, l arge s aturation 
current, a nd s mall ju nction c apacitance, S ilicon-Titanium S chottky ( STS) di odes a re w idely 
employed in rectifier. They were cited as allowing to reduce substrate losses, to shorten settling 
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time, and to enhance conversion efficiency [86,108]. The effective turn-on voltage of a Schottky 
diode is lower than that of a regular P-N junction (200-300 mV). However, these diodes are often 
unavailable i n s tandard CMOS t echnologies du e to t he extra manufacturing s teps required and 
higher co sts. T hey al so s uffer from l arge t emperature dependencies [ 92-93,108-109,174] and 
high reverse currents [158].  
2.3.1.3 Diode-Connected MOS 
In i ntegrated c ircuits, i mplemented w ith s tandard C MOS pr ocesses, di odes a re commonly 
replaced w ith di ode-connected M OS t ransistors. T hese di odes, c ompared t o t heir B JT 
counterparts, exhibit less substrate leakage currents [144]. They could be easily integrated with 
standard C MOS pr ocesses w hich m ake t hem m ore popul ar a nd c ost e ffective t han B iCMOS. 
However, due  t o s hort connection be tween t heir g ate a nd d rain t erminals, all M OS tr ansistors 
mainly work in saturation region, which implies high power consumption. While the voltage drop 
in P -N j unction di odes f ollows a  l ogarithmic t rend, i n di ode-connected M OS t ransistors, t he 
voltage drop changes with a square root behavior. 
The vol tage drop across a diode-connected MOS depends on t he threshold vol tage, and the 
overdrive vol tage needed for the current f low. MOS threshold vol tage strongly depends on t he 
process used and operating temperature. Typical value is 500-800 mV and it is comparable with 
the fo rward-bias vol tage of  a  P-N junction diode [127]. By selecting MOS t ransistors of  given 
sizes in the diode-connected arrangement, an inevitable t rade-off between parasitic capacitance, 
substrate l eakage and on -state resistance results in some compromise between operating speed, 
power efficiency, and load current handling ability  of the rectifier [178]. 
The substrate leakage is not significant in MOS diodes except when the reverse diode voltage 
is cl ose t o t he gate o xide o r junction br eakdown vol tages [ 47]. However, t hese di odes a re not  
suited for high frequency applications as they have a wide depletion region [91]. Authors in [78] 
conducted co mparative s tudies o ver v arious r ectifier s tructures ev aluating t heir as sociated 
parasitics, I-V curves, leakage current and output voltage. They compared P-N junction diodes, 
Schottky di odes, di ode-connected nM OSs, bod y-controlled di ode-connected pM OSs, pM OS 
diode-connected transistor with its source and body connected together (VSB=0), and high voltage 
nMOSs. 
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nMOS transistors connected as diodes may be preferred over their pMOS counterparts due to 
their higher gm
2.3.2 Conventional Topologies for Passive Rectifiers 
 resulting in higher current handling. However, the body-effect further increases 
the t hreshold vol tage of  nM OS t ransistors du ring t heir op eration. A uthors i n [ 99] pr oposed a n 
alternative m ethod t o r educe t his e ffect us ing a n a dditional di ode-connected pM OS t ransistor 
with a  source body connection in parallel with the nMOS transistor.  T he output power of  this 
rectifier is reported to be improved. 
2.3.2.1 Half-Wave Topology 
A half-wave rectifier permits half of input AC signal, either the positive or the negative cycle, 
to pass toward the output node, while the other half is blocked. The conduction phase depends on 
the polarity of the rectification element. In many recent biomedical implant designs, the rectifier 
block uses a half-wave topology implemented using substrate or off-chip diodes [15,85,117,156-
157,168]. When implemented using nMOS transistors, a half-wave rectifier is subject to increase 
in the threshold voltage of the diode due to its body effect.  
Depending on t he application, some other topologies are introduced for half-wave rectifiers, 
which l ead t o s ignificant i mprovements i n po wer efficiency. For example, a uthors i n [ 168] 
suggested using a dual diode based topology for the rectifier in a biphasic stimulation application 
to g enerate du al s upply voltages. H ere, onl y on e of  t he s timulators i s a ctive a t a ny t ime a nd 
therefore, onl y ha lf of  t he t otal pow er i s w asted. T his t ype of  s cheduling r educes s ome 
unnecessary power consumption t hat w ould be  i nduced i n s hunt r egulators l ocated r ight after 
each di ode. T herefore pow er c onsumption c an be  opt imized b y c hanging t he a rrangement of  
rectifiers de pending on the l oad r equirements. It i s shown t hat f or t he same l oad pow er, t he 
equivalent r esistance i n d ual-diode t opology i s one  f ourth of  t he s ingle di ode c ase and t he 
equivalent AC load current is twice larger. This approach is reported to significantly reduce the 
power dissipated in the regulator in a single diode based topology. However, the improvement in 
the overall power efficiency has been obtained at the price of an extra diode and capacitor. It is 
noted that the proposed design exhibits less voltage conversion ratio compared to its conventional 
single diode rectifier. 
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Nevertheless, s ince half-wave rectifiers a re used every ha lf of  i nput c ycle, t hey a re not  t he 
most power efficient and their PCE and VCR is limited by the voltage drop across the diodes. 
2.3.2.2 Full-Wave Bridge Topology 
A full-wave rectifier converts whole input waveform to a fixed polarity (positive or negative) 
at its output. For a center tapped transformer (Figure 2.2b), two back-to-back diodes form a full-
wave rectifier. Here, dur ing each ha lf c ycle, one  of  t he diodes will be  forward bi ased, and the 
input vol tage will be  de livered t o t he l oad. In a c ircuit w ith a  non -center t apped t ransformer 
(Figure 2.2a), four diodes are required. This arrangement is called a diode bridge rectifier. In the 
bridge topology, when the input amplitude is higher than the output voltage, a diode conducts to 
deliver pow er t o t he l oad a nd a nother di ode p rovides a  r eturn pa th t o gr ound. T he br idge 
structure, w hen c ompared t o a  c onventional ha lf-wave t opology, be nefits f rom a  hi gher pow er 
efficiency, smaller output r ipples, and hi gher r everse b reakdown vol tage. It can also provide a 
larger a verage ( DC) out put vol tage t han i ts ha lf-wave c ounterpart [ 1,83]. F ull-wave t opology 
however s uffers f rom ha ving f orward-bias vol tage dr op of  t wo c ascaded diodes i n e ach s ignal 
cycle. This causes considerable losses in AC-to-DC conversion when the input voltage is small). 
Authors in [27] and [54] have built a bridge rectifier using nMOS diode-connected transistors 
with a p-well CMOS process (Figure 2.3).  The former design is reported to properly work up to 
50 M Hz s ource f requency w hile pr oviding l arge ( 2 m A) l oad c urrent. T he bul k of  t he M OS 
transistors for both designs are connected to the rectifier output. This bulk biasing subjects some 
drain/source to p-well diodes to be intermittently forward biased in the operation of the rectifier, 
and therefore, the obvious latch-up hazard and leakages into substrate is reported. 
 
 
COut
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VIN
 (a) (b) 
Figure 2.2. Circuit diagram for a full-wave rectifier: (a) bridge, (b) center-tapped. 
20 
 
 
To solve the problem associated with the bulk b iasing of  the diode-tied MOS transistors, a  
full-wave rectifier circuit using pMOS transistors is introduced in [124]. Here, the bulks of MOS 
transistors ar e d ynamically b iased t o h igher available v oltages i n t he ci rcuit. T he rectifier was 
reported to be successfully tested with sources of up to 350 MHz frequency. 
The f ull-wave br idge t opology ho wever s uffers f rom the fo rward-bias vol tage dr op of  t wo 
diodes i n e ach s ignal c ycle. T his c auses a n i nherent vol tage d rop a t t he output of  t he r ectifier 
which will degrade PCE and VCR especially in low-voltage applications. 
2.3.3 Advanced Passive Bridge Rectifiers 
As we saw in the previous section, conventional integrated topologies use two pairs of MOS 
transistors, connected as diodes, to implement a bridge rectifier. In such structure, for each input 
source cycle and depending to its polarity, a pair of diodes turns on i n series with the input RF 
signal. A  popul ar circuit t opology f or br idge r ectifier e mploys t he us e o f one  o r t wo pa irs of  
diodes i n a  gate c ross-coupled c onfiguration. D epending on t he r epresentation of  gate c ross-
coupling s cheme, t hese r ectifiers are categorized in di fferent gr oups. A uthors i n [ 178] ha ve 
studied different bridge and gate cross-coupled structures. 
2.3.3.1 Partially Gate Cross-Coupled Topology 
In a partially gate cross-coupled rectifier (PGCCR) topology, two diodes of the conventional 
bridge rectifier ar e replaced b y two gate c ross-coupled MOS t ransistors (Figure 2.4 ). Here, the 
VOUT
M3 M4
M2M1
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Figure 2.3. Circuit diagram for a full-wave nMOS-based bridge rectifier. 
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positive feedback f rom the cross-coupled nMOS pair ensures that the positive s ide of  the input 
AC signal will be connected to the load, while the negative side will be connected to ground. The 
cross-coupled transistors are directly driven by the input presenting a higher voltage swing at the 
input. Using the cross-coupled configuration the voltage drop across the cross-coupled MOS pair 
depends on the flowing current level, and if it is sufficient and the transistors are properly sized, 
this drop voltage can be lower than the threshold voltage.  
Authors ha ve s uggested different ve rsions of  t his t opology us ing a ll pM OS [ 126,136,144], 
and c omplementary a rrangements w ith c ross-coupled nM OS [ 2,8,47-48,53,60-61,114,154] 
switches. It i s h owever r eported i n [ 121] t hat C MOS r ectifier ci rcuits can  r educe p arasitic 
capacitance at t he i nput node c ompared t o nM OS a nd pM OS onl y r ectifier c ircuits l eading t o 
lower leakage.  H owever, the GCCR topology suffers f rom at l east one  threshold vol tage d rop 
across the diode-connected MOS transistors.  
The overdrive voltage of pMOS in the bridge topology is much lower than nMOS in the gate 
cross-coupled topology. Moreover, nMOS devices have higher electron mobility than the pMOS 
counterparts. W ith t hese r easons, t he gate cross-coupled c ircuit is  s maller in  s ize, h as a  lo wer 
turn-on vol tage and a smaller vol tage drop over the s tandard bridge s tructure. However, due to 
operation of  l ower nM OS s witches i n t he l inear r egion, t he nM OS c ross-coupled t opology 
experiences higher switching losses, which become significant at high frequencies. Nevertheless, 
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Figure 2.4. Circuit diagram for a gate cross-coupled rectifier. 
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the bridge topology is better suited for high voltage and low current applications while the PGCC 
structure is useful in low voltage and high current applications [178]. 
On t he ot her ha nd, s ince t he s ource node s of  all r ectifying M OS tr ansistors in  P GCCR 
structure are connected to the input terminals, it is crucial to protect this circuit against substrate 
leakage and p ossible l atch-up. T his can  b e a chieved b y p reventing t he vertical p arasitic P -N 
junctions f rom turning on. T herefore, t he bod y p otential of  c ross-coupled t ransistors should be  
dynamically controlled. Authors i n [ 2,47-48,52-53] s uggested t o a pply the D BS t echnique t o 
reduce leakage through substrate and eliminate the body effect. 
The authors i n [ 48,52,8,53] have suggested an enhanced ve rsion of  t he PGCCR employing 
diodes placed in parallel with diode-connected transistors to improve the return current form the 
load to the source. The diodes were implemented using parasitic diodes available in the targeted 
process. 
2.3.3.2 Fully Gate Cross-Coupled Topology 
The pr oblem a ssociated with t hreshold vol tage o f a ny di ode-connected MOS t ransistors i n 
PGCCR is overcome with the use of  a  fully gate cross-coupled rectifier a rchitecture (FGCCR), 
where each pair of MOS switches in the bridge-like topology is cross-connected. Various authors 
have c alled t his a rrangement t he d ifferential d rive r ectifier [ 92-93,143], the s elf-driven 
synchronous rectifier [111], and the differential bridge rectifier [43-44,46]. 
In FGCCR t opology, a s s hown i n F igure 2.5, a ll of  M OS t ransistors a ct a s s witches a nd 
consequently the circuit is no longer constrained by the voltage drop across the diode-connected 
MOS t ransistors, but  o nly b y t he dr ain-to-source vol tage dr op of  s witches. T he de sign a lso 
benefits from the h ighest available swing at t he switches t o p rovide l owest channel resistance. 
Therefore, the FGCCR topology can deliver significantly higher output voltages compared to the 
PGCCR t opology. F urthermore, for v ery l ow i nput pow er l evels t he a dopted F GCCR c ircuit 
maintains superior power efficiency compared to the PGCCR. It is important to note that the RF 
input amplitude should be greater than the threshold vol tage of MOS transistors to activate the 
rectifier. 
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However, t here exists a  s ignificant pe riod of  t ime i n e very c ycle, w here t he out put node  
potential is higher than that of the input node. When this happens, the cross-coupled pairs cannot 
be turned off completely, thereby causing charge leakage from store-charge capacitor back to the 
input s ource. In a ddition, t he r ectifier c ircuit d oes not  ha ve a  s table s upply vol tage t hat c an 
guarantee the h ighest potential in  the s ystem. Therefore, if  pMOS body t erminals a re tied to  a  
fixed pot ential, t he s ource-body (or dr ain-body) di odes of  pM OS t ransistors m ay b e f orward-
biased. Authors in [89,160] have thoroughly investigated such reverse currents.  
To suppress this leakage current while retaining the low turn-on levels, the circuit topology 
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Figure 2.5. Circuit diagram for a fully gate cross-coupled rectifier in [43]. 
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Figure 2.6. Circuit diagram for a fully gate cross-coupled rectifier in [160]. 
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has been modified by the addition of four more low-threshold transistors, as shown in Figure 2.6 
[160]. However, as the additional transistors are inserted along the main current path, they should 
be of the same size as the main switches. This implies doubling the number of main transistors 
which leads to doubl ing the conduction and switching losses and the area consumption. As the 
main switches conduct, the auxiliary switches form diode-connected transistors, which result in a 
voltage dr op e qual t o t heir t hreshold vol tage. This vol tage dr op i s a dded t o t he dr ain-source 
voltage of the main switches and increases the voltage drop at the output, even higher than the 
conventional FGCCR structure. 
Authors i n [ 116] pr esented a  c omparison be tween di fferent r ectifier t opologies i ncluding a 
diode br idge, partially and fully gate cross-coupled rectifiers and a vol tage doubler in t erms of  
power e fficiencies a nd vol tage conversion r atios f or di fferent i nput a mplitude a nd l oad 
conditions. 
2.3.3.3 Charge-Pump Based Rectifiers 
A ch arge-pump, a lso c alled a  vol tage m ultiplier, c onverts s ome r eceived A C or  D C i nput 
voltage to  a s table D C output vol tage. D epending on t he t ype of  i nput, c harge pum ps c an b e 
classified as AC-to-DC or DC-to-DC converters. A typical AC-to-DC charge pump circuits used 
in p ower h arvesting s ystems a nd R FID c ircuits consist o f mu ltiple r ectifier c ells i n a s tacked 
configuration. Here, packets of charge are transferred through clocked switches from the source 
towards t he out put s torage capacitor. T he out put pow ers of  t his f amily of r ectifiers a re of ten 
limited due to constraints on the quantity of charges that can be transferred per unit of time, and 
on the size of the storage capacitor [173-174]. 
 Single stage rectifiers based on the Villard charge-pump that is composed of a capacitor and 
diode combination was suggested for various applications in [40,83,163,177]. This structure has 
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Figure 2.7. Schematic of a Greinacher charge pump. 
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very p oor r ipple ch aracteristics. G reinacher ch arge-pump ( Figure 2.7)  works b y f ollowing a  
Villard c ell s tage w ith a p eak ( envelope) d etector s tage. T he ripple f or this s tructure is  mu ch 
reduced.  
However, when the input amplitudes are low, a single rectifier stage does not usually produce 
an output voltage that is sufficiently high. In that case, a number of charge-pump stages can be 
cascaded in a rectifier topology to increase the output voltage (Figure 2.8). Here, the AC or RF 
inputs a re f ed i n parallel i nto e very s tage t hrough pum p c apacitors a nd t he out puts a dd up i n 
series, to produce the final output voltage [7,39,86,108-109,173,]. However, since the inputs of 
individual stages appear in parallel, the equivalent input impedance is divided by the number of 
stages. On the other hand, the number of stages should be kept to a minimum to avoid excessive 
leakage through the parasitic junctions and capacitors [40]. Hence, a  suitable t rade-off between 
the output voltage level and the overall power efficiency of the charge pump must be made when 
determining the number of stages. 
Some ch arge-pump r ectifiers us e S chottky di odes [ 12,86]. R eference [ 86] pr esents a n 
example of some optimizations made on the number of stages, the size of diodes, and the size of 
coupling capacitors.  
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Figure 2.8. Schematic of a N-stage charge pump rectifier. 
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There are rectifier circuits consisting of charge-pump stages that make use of low-threshold 
MOS t ransistors a s s witches [ 34,38,90,106,109,170,173-174]. M any charge pum p de signs 
[28,42,99,121-122,169,175] ha ve be en s uggested w here the t hreshold vol tage of  t he m ain 
switches ar e co mpensated u sing VTh
The frequency response of a rectifier is typically a bandpass. The low-frequency cutoff occurs 
when the impedance of the pump capacitor becomes comparable to that of the load and the high-
frequency cutoff i s d etermined b y t he i mpedance o f t he p ackage and b y the i nput cap acitance 
[111] o f t he re ctifier. Authors in [ 38,40,163-164,176] ha ve r eported r ectifiers ope rating i n t he 
gigahertz frequency range. 
 cancellation t echniques. D etailed di scussions a bout t his 
family of rectifiers will be presented in the next section. 
The pow er e fficiency o f a  r ectifier a lso de pends on t he a mplitude of  t he i nput R F s ignal. 
Larger v oltage amplitudes o ften enhance t he p ower efficiency o f r ectifiers. H owever, w hen 
exceeding a certain input amplitude, the power efficiency of the rectifier may decrease due to the 
increase in leakage currents [7]. There is also a tradeoff between the output current and PCE of 
charge-pump ba sed r ectifiers. F urthermore, based on t he d erived e quation f or t he 
transconductance of a MOS switch, there is an optimal size (W/L) for transistor based rectifiers 
that produces maximum PCE. Size of switches may also affect the output voltage and the settling 
time of a rectifier [173-174]. 
Power efficiency can be improved by a careful selection of the number of charge-pump stages 
and t he s ize of  s witches a nd c apacitors [ 33,86,177]. T he vol tage dr op a cross t he c harge pum p 
switches is determined by the drain current, reverse bias leakage current, parasitic components, 
and body-effect of the transistors [33]. 
Charge-pump ba sed s tructures generally s uffer f rom l arge out put r ipples. T his m akes t hem 
incompatible with applications where a stable output voltage is required unless a regulator stage 
is used [173-174]. 
For a rectifier implemented using nMOS switches subject to high input amplitudes, the body-
effect may not be neglected as i t significantly reduces the output voltage and power efficiency. 
For t hose applications, s ource-body c onnected pM OS t ransistors w ith s ome t hreshold 
cancellation techniques may be used [108-109]. 
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Authors in [78] have s tudied s ix di fferent charge pump s tructures: diode connected nMOS, 
high voltage nMOS, body controlled diode-connected pMOS, P-N junction, Schottky diode, and 
pMOS di ode-connected transistor w ith a  s ource t o bod y c onnection. T hey compared t hem i n 
terms of associated parasitics, I-V characteristics, leakage currents, and output voltages. 
A common p roblem a ssociated w ith v oltage mu ltiplier b ased r ectifiers i s th at th ey pr ovide 
current to the output node only during the positive half-cycle of the input (charge transfer phase). 
During t he n egative ha lf-cycle ( clamping pha se), t he p arallel di ode h elps pr e-discharging th e 
clamping capacitors t o ground. T his phe nomenon r educes t he o verall P CE o f t hese t ypes o f 
rectifiers [137]. 
There are also several other charge-pump based topologies such as switch-only [64,96,137], 
bias-flip [137-138] and resonance [22,64,110,141,159] for passive rectifiers developed for special 
applications, S ome of  t hese t opologies s ignificantly i mprove t he pow er e fficiency. They are 
typically constrained by large inductors in the 10’s µH range to be efficient. Such inductors are of 
course not implementable in standard CMOS processes.  
2.4 Rectifiers with Threshold Cancellation Techniques 
The MOS threshold voltage, VTh
The rectifier must be highly sensitive to maintain its performance with low input amplitudes. 
For a rectifier implemented using high threshold voltages, the MOS transistors do not  fully turn 
on with low input amplitudes. This l eads to a  high rectifier output resistance and a  low output 
voltage [111]. The PCE of a rectifier circuit is mainly determined by the effective on-resistance 
of t he M OS s witches. The l ower t he t hreshold vol tage of  t he M OS t ransistor, t he l ower i ts 
effective o n-resistance b ecomes w ith t he s ame i nput o verdrive. T herefore, t he l arge P CE an d 
average (DC) output voltage are obtained if the threshold voltage can be minimized. On the other 
hand, when the threshold voltage of a MOS is too small, reverse leakage currents from the load 
, is defined as the gate voltage for which an inversion layer 
forms at the interface between the oxide layer and the substrate of the MOS transistor. It is then a 
process d ependent p arameter w hich de pends o n t he c hoice o f ox ide and i ts t hickness. T he 
threshold voltage of a transistor can be minimized by eliminating the body effect. To minimize 
this effect, the W/L ratio of the transistor must be increased as much as possible. 
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cannot be ignored. If some noticeable reverse current exists, it results in direct energy loss since 
charges f lowing in a  r everse di rection a re s imply wasted. In addition, forward current must be  
increased s o as  t o co mpensate t he r everse cu rrent. A s a r esult, ex cessive r eduction i n t he 
threshold voltage spoils the advantage obtained by the reduction in the on-resistance and causes 
severe decrease in PCE.  Thus, an optimal threshold voltage exists for which PCE of the rectifier 
is maximized. This threshold voltage is found to be in the range of 100-300mV [92-93,111,128].  
Several s tandard CMOS processes o ffer so-called native t ransistors that have low threshold 
voltages [ 90]. N ative t ransistors c an be  us ed t o r ealize l ow-threshold de signs, how ever t hese 
devices ar e s ubject t o s ignificant leakage du e t o t heir hi gh c hannel dopi ng. M oreover, t heir 
effective channel r esistance for a w eak i nput s ignal i s s till s ignificantly hi gh [ 16]. T hus, l ow-
threshold devices are generally not very good candidates to be used as switches in the main path 
of the rectifier. 
Therefore, it is  essential to come up with design techniques at the circuit and system levels 
that can increase the voltage available for rectification or reduce the effective threshold voltage of 
the main switches. Various circuit techniques are available to alleviate the impact of high VTh
2.4.1 Rectifiers Based on the Floating-Gate Technique 
 in 
standard CMOS processes. 
This technique was suggested to reduce the threshold voltage of MOS transistors by injecting 
charges into the floating gate (FG) of the transistor [23,100,111]. This can be done by applying a 
high voltage to the gate of the transistor to create a  tunneling effect to trap the electrons in the 
oxide. The trapped charges act as a gate-source bias to reduce the effective threshold voltage of 
the transistor. The programmed charge is trapped for years on t he completely insulated floating 
gate ( about 0 .1% l eakage in 10 years @  100 C°) [ 100,128-129]. T he F G de vices r equire a 
programming and erasing procedure, either by Fowler-Nordheim (F-N) tunneling, or hot electron 
injection supplied by a high amplitude sinusoidal signal source [100]. These devices are less area 
efficient compared to standard CMOS devices and they present a larger input capacitance [111].  
For a  floating-gate M OS d evice, t he as sociated p rogramming and er asing v oltage v aries 
depending on t he required t hreshold a djustment s peed and t he allowable da mage t o t he gate 
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oxide. The required programming voltages are reported to be as low as 6  V for large transistor 
sizes [128-129]. Therefore, depending on the technology in use, on-chip reprogramming may be 
possible at high input voltages. However, on-chip programming/erasing requires very large drain-
source connected transistors. Furthermore, whether an on-chip programming and control circuit 
leads to a higher overall power efficiency needs to be investigated further.  
Authors in [111] and [128-129] applied the FG technique to adjust the threshold of the MOS 
switches in partial- and full-gate-cross-coupled topologies. They have used single-poly standard 
CMOS pr ocesses f or t he f abrication o f M OS s witches. T he f irst d esign pr esented i n [ 111] 
reported voltages as low as 6.2V for programming and erasing the floating gates. It also measured 
no decrease in the output voltage at frequencies up t o 13.56 M Hz. The latter design reported in 
[128-129] uses cascaded FGCCR stages to increase the output DC voltage. In this topology, the 
first stage is directly connected to input alternative source and succeeding stages are capacitively 
coupled t o i nput s ource, a llowing t he out put DC vol tage t o bui ld up  a t t he out put s torage 
capacitor. 
Authors i n [ 100] ha ve us ed F G M OS t ransistors to  imp lement a  mu lti-stage c harge pum p 
based rectifier operating at 916 MHz which can rectify input voltages as low as 50 mV. The high 
voltage range achieved at low load current makes it ideal for passively powered sensor networks. 
The d esign i s cap able of s imultaneous pr ogramming of  a ll F G node s us ing bot h t he F -N 
tunneling and hot-electron injection techniques. The output power of this circuit is reported to be 
significantly higher than other designs.  
Floating-gate b ased r ectifiers g enerally t radeoff l ower t ransistor t hreshold vol tage w ith 
increased device size and input capacitance. The programming process is slow and it can impact 
circuit reliability [42,111]. Moreover, the performance of  the rectifier circuit may degrade with 
charges leaking from the floating gate over time and with temperature variations [16,100].  This 
is particularly true for deep sub-micron technologies where oxide layers are very thin and do not 
provide hi gh i solation. During f abrication, t he residual c harges t rapped i n t he f loating ga te 
(antenna e ffect) m ay also af fect t he t hreshold voltage o f t he r ectifier circuit. T herefore, t he 
floating gate must be programmed off-chip at least once to account for these unknown residual 
charges [16,100].  
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2.4.2 Static VTh
In this scheme, a static DC voltage is generated in an idle phase of the circuit to be used as a 
constant bias voltage to eliminate or reduce the effect of threshold voltage of MOS devices in the 
working phase. The fixed voltage source can be included either between the drain and gate of the 
diode-connected t ransistors [ 28,94,121,143] or  t he bul k a nd s ource [ 103]. T he s tatic vol tage 
source may be supplied by an internal or external source.  
 Cancellation Techniques 
2.4.2.1 External VTh
Using capacitors between drain and gate terminals of the MOS transistors to alleviate the V
 Cancellation Technique 
Th
A h igh-sensitivity rectifier f or s emi-passive R FID t ags w as s uggested in [ 161-162]. T he 
rectifier i ncludes a b ias voltage connected b etween t he gate and t he s ource t erminals o f e ach 
nMOS t ransistor i n a  c onventional V illard configuration. T he vol tage s ource f or t his c ircuit i s 
supplied by an external pre-charged capacitor. The unit cell of the rectifier using the external V
 
was originally introduced in [84] in the form of a varactor.  
Th 
cancellation (EVC) technique is shown in Figure 2.9. U sing this scheme, the effective threshold 
voltage o f each nMOS s witch i s decreased b y t he applied voltage (Vbth
The scheme is however constrained by power consumptions of  the internal circuit. For this 
configuration, it is  measured that the rectification current increases with the b ias voltage up to  
), a llowing the r ectifier 
output vol tage t o i ncrease. T he pr oposed r ectifier i s r eported t o b e especially efficient at  l ow 
input powers. 
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Figure 2.9. Circuit diagram for an external VTh cancellation technique in [161]. 
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certain value. Beyond this voltage level, the rectified current rapidly decreases due to significant 
leakage dur ing t he o ff-state o f th e r ectifier. The s cheme is  n ot s uitable f or mu lti-stage 
configurations w here e ach s tacked t ransistor operates w ith a  di fferent pot ential. I n s uch 
structures, i ndividual vol tage s ources s hould be s upplied w hich f urther c omplicates t he 
implementation of the distribution circuitry. 
2.4.2.2 Internal VTh 
Authors i n [ 121-122] ha ve s tudied t he m ajor f actors c ontributing t o pow er l osses w ithin a  
rectifier. T hey conclude t hat i mproving P CE r equires t hat t he i nput p arasitic cap acitance an d 
threshold vol tages associated with t he M OS diodes a re minimized. This i s due t o t he f act t hat 
input parasitic capacitances form a leakage path for the incoming signal, and that the V
Cancellation Technique 
Th reduces 
the output DC vol tage. In the same reference, they also present a  technique, cal led the internal 
VTh cancellation ( IVC) t echnique, w here a n i nternally generated bi as vol tage i s a pplied on t he 
gate o f M OS s witches i n t he r ectifier ci rcuit. T he IVC t echnique r emoves t he ef fect o f ex tra 
parasitics at the input terminals which are associated with the VTh cancellation transistors. Figure 
2.10 shows the circuit diagram for a half-wave rectifier using the IVC technique. Here, transistors 
Mp and Mn selectively decouple t he p arasitic cap acitances o f t he IVC ci rcuit f rom t he i nput 
terminals. The gate-drain bias not only lowers the voltage drop across the MOS switches, but also 
shortens t he t urn-on t ime of  t he pM OS t ransistor, w hich l eads t o i mprovements i n t he hi gh 
frequency pe rformance of t he r ectifier [ 178]. T he us e of  l arge bi as r esistors ( Rb) fo rces t he 
leakage currents of all diodes in this configuration to be negligible. This technique is able to also 
compensate for the impact of process and temperature variations in VTh, if transistors Mpb-Mp and 
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Figure 2.10. Circuit diagram for an internal VTh cancellation technique in [121]. 
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Mnb-Mn
Use o f l arge b ias r esistors ( few MΩ) implies a large die area and a decrease in the input 
power when the bias voltage drops rapidly [169]. Nevertheless, this technique is found to be less 
effective in reducing the threshold voltage, compared to the EVC technique [98].  
 are m atched. T he pr oposed r ectifier i s r eported t o a chieve almost t wice t he p ower 
efficiency of the EVC structure for large input power conditions. However, it suffers from poor 
PCE for small input power conditions [94]. 
Authors i n [ 175] i ntroduced a  t wo s tage r ectifier ba sed on t he IVC t echnique, w here a 
matching n etwork i s i nserted. A s a  result, hi gh power efficiency even at l ow pow er l evels i s 
achieved. Authors in [178] suggested a rectifier with PGCCR structure that achieved both high 
speed and high current handling capabilities. In this rectifier, by connecting gate and drain of the 
diode-connected pMOS transistors with a VTh auto-generation circuit, the RON
A r ectifier c ircuit i s pr oposed i n [ 169], w hich us es a  m odified m ulti-stage charge-pump 
structure. A Self-bias (internal) feedback and the threshold cancellation technique are combined 
to r educe t he vol tage dr op, i ncrease t he P CE, a nd r educe t he effect of  process va riations. T he 
diode-connected MOS t ransistors in a  conventional rectifier a re r eplaced by a new s tructure as  
shown in Figure 2.11. The structure includes transistors responsible for charge transfer (M
 of the switches is 
decreased, and the switching time is reduced. 
i), two 
auxiliary switches (M1-2) to update the body voltage of Mi (DBS circuit), and a diode-connected 
pMOS (Mpi) to provide the bias voltage. CP is used to filter the high frequency components and 
conserve charges to generate VBias. The multi-stage charge-pump also uses bias and switch blocks 
to ge nerate t he r equired bi as vol tages f or odd and e ven s tages. It i s r eported t hat us ing t his 
architecture and properly adjusting the circuit, the threshold voltage is effectively eliminated, and 
an output voltage 2.5 t imes higher than the conventional charge-pump topology is obtained. The 
circuit does not need any extra power supply. However, it is also reported that the performance of 
the circuit is affected by the load, input magnitude, process and temperature variations. The bias 
voltage d etermines th e o pening time  o f c harge-transfer t ransistor an d h as a great ef fect o f t he 
output voltage and power efficiency. Therefore, it should also be optimized according to the input 
power and the output load. The performance of the rectifier is significantly load dependent. 
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Based on t he above design, a  UHF (860-960 MHz) band multi-stage charge-pump rectifier 
for s emi-passive R FID applications i s i ntroduced i n [ 28], w here e ach s tage us es t hreshold 
cancellation a nd D BS t echniques s imultaneously. T he rectifier i ncludes a  l ow pow er s tartup 
circuit which controls the system power supply by detecting the input power level. Bias voltage is 
applied using diode-connected t ransistors. The rectifier operates such that the main pass device 
turns on only if the input amplitude is greater than the output voltage. The generated bias voltage 
is us ed t o c ompensate t he t hreshold vol tage o f t he m ain s witch. T he c ircuit, how ever, i s 
constrained by the complex biasing distribution circuitry which is also power hungry. Similar to 
previous de signs, t he va lue of  vol tage dr op a cross t he m ain pa ss t ransistors s hould be  s et 
carefully t o prevent any reverse l eakage current. In opt imizing the va lue of  such vol tage drop, 
process and temperature variations should be taken into account. 
Authors i n [ 42] i ntroduced a  m ulti-stage f ull-wave r ectifier f or R FID a pplications w ith a  
complementary architecture. T he pr oposed c onverter replaces t he di ode-connected t ransistors 
with tr ansistors o perating in  th e tr iode r egion. T herefore, t he out put vol tage i s no l onger 
constrained b y the threshold vol tage of  MOS t ransistors, but  the drain-to-source vol tage across 
the channel which is significantly smaller. Capacitors are used between the gate and drain of the 
switches to overcome their threshold voltage, and DBS technique is also used to actively bias the 
bulk o f le vel s hifting tr ansistors. D espite e xtensive c are in  s izing th e charge tr ansfer M OS 
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Figure 2.11. Circuit diagram for an internal VTh cancellation technique in [169]. 
34 
 
 
switches a nd t he a pplication of  t he D BS t echniques, t he de sign i s r eported t o s uffer fro m 
significant reverse leakage currents. Moreover, using complementary structures for positive and 
negative input cycles makes the circuit more complex. 
Authors in [10] proposed a passive CMOS rectifier, called the driven-gate scheme, for RFID 
tags with improved sensitivity compared to the conventional diode rectifier. The design is similar 
to a F GCCR s tructure with a D C v oltage s ource connected i n s eries w ith t he gate o f t he 
transistors to control their effective threshold voltage. It also uses a simple auxiliary driver, which 
drives the gates of the rectifier transistors with the same amplitude as the input with an adjusted 
DC level. The design benefits from a self-sufficient biasing scheme which is internally powered 
except at start-up. In this circuit, the on-resistance of the transistors is decreased by increasing the 
gate-source vol tage of  the switches. The power efficiency profile of  the driven-gate rectifier is  
similar to  that of a  conventional FGCCR cell, except that its  high efficiency region has shifted 
towards the lower input amplitudes.  T he value of this shift is proportional to the bias voltages 
applied by the biasing circuit. Despite its  advantages, this rectifier suffers from reverse leakage 
current, extra power consumption by the large biasing circuitry, and larger die area.  
2.4.2.3 Self-VTh
Authors i n [ 94] ha ve pr esented a  s elf-V
-Cancellation Technique 
Th
Compared to the EVC and the IVC schemes, the SVC scheme is much simpler and requires 
no a dditional pow er. In a ddition, t he S VC s cheme c an a chieve t he be st V
-cancellation ( SVC) s cheme, ba sed on t he U LPD 
configuration f or U HF RFID a pplications. T his c onfiguration i s s imilar t o a  di ode-connected 
CMOS rectifier ( Villard), ex cept t hat t he gate-source vol tages of  t he nM OS a nd pM OS 
transistors a re bi ased us ing t he out put D C vol tage and gr ound, r espectively. T his c onnection 
boosts g ate-source vol tages of  t he nM OS a nd pM OS t ransistors a s m uch a s pos sible. In ot her 
words, t hreshold vol tages of  t he MOS t ransistors a re d ecreased b y the va lue of  t he output DC 
voltage. Figure 2.12b shows the circuit diagram of the conventional SVC-based rectifier. 
Th cancellation 
efficiency a t l ower DC output vol tage conditions. H owever, s ince gate bias vol tage i s di rectly 
supplied by the output DC voltage, PCE decreases under conditions of large DC output voltage. 
This i s due  t o t he i ncrease i n l eakage c urrents resulting f rom r educing the e ffective t hreshold 
voltage o f M OS s witches. T herefore, P CE of  t he S VC-based r ectifier first imp roves w ith a ny 
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increase of  the input power, and then decreases with further increases, reaching a  maximum in 
between. Nevertheless, t he P CE f or a  conventional di ode-connected n MOS V illard r ectifier is  
reported to be  superior t o the SVC-based CMOS rectifier when operating f rom very low input 
powers. T his i s be cause unde r e xtremely s mall input pow er c onditions, t he S VC m echanism 
cannot work well and the rectifier operates just like a conventional CMOS rectifier. 
2.4.3 Differential VTh
In a  di ode-connected M OS w ith V
 Cancellation Technique 
Th cancellation, ex cess g ate b ias v oltage r esults i n t he 
effective VTh to be very small. In this condition, reverse leakage current cannot be avoided. It is 
therefore not possible to achieve a small on-resistance and a small reverse leakage current using a 
static VTh
Authors i n [ 92-93] i ntroduced a  m ulti-stage s tructure called t he d ifferential-drive C MOS 
rectifier which uses the FGCCR structure in each stage. Figure 2.13 illustrates the circuit diagram 
of th e r ectifier c ell.  U sing a  d ifferential d rive scheme in  th is to pology, a  d ynamic gate b ias 
mechanism is realized. The author claims to be able to automatically minimize the effective V
 cancellation scheme [92]. 
Th 
of di ode-connected M OS t ransistors i n a  f orward bi as c ondition, a nd t hat t his c ircuit 
automatically i ncrease t he VTh in a  r everse bi as c ondition us ing a  c ross-coupled differential 
circuit c onfiguration. T his de sign i s r eported t o ha ve a  hi gher out put vol tage compared t o a  
single-stage topology, however its power efficiency is lower.  
M2M1
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 (a) (b) 
Figure 2.12. Circuit diagram for a Villard rectifier: (a) conventional diode-
connected MOS, (b) ULPD-connected MOS in [94]. 
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2.4.4 Bulk-Drive Technique 
The threshold voltage of a MOS transistor is also a function of the bulk-source voltage (VBS) 
as a result of the body effect. This voltage is normally greater than zero therefore increases the 
threshold voltage. To reduce the threshold voltage as much as possible, VBS
 The impact of  bulk-driving technique was s tudied in [25]. It was found that this technique 
permits the implementation of  analog c ircuits a t supply voltages as l ow as t he M OS threshold 
voltage plus approximately 200mV.  It was also shown that this technique is constrained by i ts 
input capacitance and the noise. 
 should be as high as 
possible.  
Authors in [103] have suggested using a constant current forced out of the bulk terminal of 
the MOS transistor, called the current-driven bulk technique, to lower its threshold voltage. It is 
reported t hat t he d rain-bulk c apacitance w hich in itially s ubjects th ese c ircuits to  p oor h igh-
frequency performance can be compensated by using additional ci rcuitry. Using this technique, 
the possible voltage overstress, excessive power consumption, and noise coupling associated with 
a c harge pum p are avoided. T he gain and i nput i mpedance reduction due  t o hi gher i nput 
capacitance associated with a b ulk-driven technique are also prevented. This real time technique 
does not require special processing and calibration steps, however, implementing this technique 
requires additional circuitry to implement the current source and burns more power. 
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Figure 2.13. Circuit diagram for a rectifier cell using differential VTh cancellation technique [92]. 
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2.4.5 Bootstrapped Capacitor Technique 
This t echnique i s w idely used i n s witched-capacitor ( SC) c ircuits. It involves us ing t he 
charges s tored in a  capacitor t o r educe the e ffective t hreshold vol tage of  a  MOS switch.  T his 
technique is well adapted in CMOS integrated circuits design, where implementing capacitors are 
feasible. A uthors i n [ 79-80] pr oposed t he us e of  a n nM OS gate cross-coupled b ridge r ectifier 
structure where the bootstrapping capacitors are connected to the gate of the main pass switches. 
Under t he s ame l oad a nd s ource c onditions, t he pr oposed r ectifier c an a chieve hi gher pow er 
efficiency and higher ou tput vol tage, compared to the conventional ga te cross-coupled r ectifier 
structure. However, the design suffers from charge sharing between the bootstrapping capacitor 
and the gate parasitic capacitor of the main pass switches.  As a result, the power efficiency of the 
rectifier is degraded. 
Authors i n [ 118] pr esented a  dua l f requency band ( UHF/HF) r ectifier. It us es a br idge 
structure w ith a g ate cr oss-coupled pa ir a long w ith boot strapped s witches. A s a  r esult, t he 
minimum i nput pe ak vo ltage c an b e r educed t o a s l ow a s 0.7V . However, t he c ircuit ha s a  
complex structure and needs additional circuitry for start-up. 
Authors in [99] have presented a low-frequency rectifier based on a voltage-doubler structure 
and the bootstrapping technique, as shown in Figure 2.14. Here, the effective threshold voltage of 
the m ain s witches i s r eplaced b y t he di fference of  t wo t hreshold vol tages. T his r esults i n 
improving the power efficiency and increasing the output voltage level. However, this structure 
requires large off-chip capacitors in the µF range and generates load currents in µA range. 
2.5 Analysis and Modeling of Passive Rectifiers 
Rectifiers are nonlinear circuits with a co mplex startup process and a n onlinear behavior in 
the s teady s tate, w hich is d ifficult t o an alyze. However, i n e arly calculations an  ap proximate 
linear model was used to analyze them for simplicity. In that simple model, the source resistance 
was neglected and the fall in output voltage due to the load was attributed to the finite reservoir 
capacitance. Authors in [145] considered the source resistance for thermionic rectifiers. Authors 
in [ 26] a lso t ook i nto a ccount t he s ource r esistance and t he f inite reservoir cap acitance. T hey 
were able to produce accurate results for output voltage, ripple content, and the peak and RMS 
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values o f t he s ource cu rrent. T hey as sumed a constant s ource r esistance an d a co nstant l oad 
current for their analysis. In [65], the capacitor series resistance was also taken into account. 
 Therefore, analytical formulae h ave b een d erived f or t he co mmon h alf-wave an d b ridge 
rectifier configurations, which enable us to evaluate the effect of their key parameters such as the 
source voltage and resistance, rectifier voltage drop, load impedance, and load current. 
The D ickson equation a ppears m ost of ten i n t he publ ished l iterature e ven t hough i t i s not  
enough. Authors in [174] considered MOS transistor sizes for a charge pump structure with ideal 
switches in their analysis. In this work, transistor currents were assumed to be equal to the DC 
loading current. In f act, t ransistor c urrents consist of  pul ses [ 88], a nd [ 174] g ives a n 
overestimation of the output voltage. In [39], an analysis of the P–N-junction diode rectifier was 
presented us ing s pecial f unctions a nd a n a nalytic e xpression w as de rived, but  t he e ffect of  
transistor s izing w as no t c onsidered. In [ 33], a  numerical t ime-domain analysis ba sed on t he 
MOS diode DC I-V characteristics is given. Calculations were found to be well-matched with the 
results e xtracted f rom s imulations a nd me asurements. H owever, little  d esign in sight c ould b e 
gained from this numerical solution, and no design procedure was suggested. Authors used Ritz-
Galerkin theory to develop a nonlinear analysis for the rectifier which incorporates the effect of 
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Figure 2.14. Circuit d iagram f or a V illard ch arge-pump b ased 
rectifier using the bootstrapping capacitor technique [99]. 
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nonlinear forward vol tage drop across t he r ectifier. This t heory was f irst applied t o predict t he 
AC t o D C c onversion for s ingle-diode r ectifiers [ 66], a nd w as l ater expanded t o m ulti-stage 
rectifiers [39]. However, major design tradeoffs, such as number of diodes and their sizing and 
coupling capacitors are not apparent as the Dickson equation. 
Authors in [13-14] analyzed the input impedance, input capacitance, and output resistance for 
diode voltage doubler and multi-stage rectifiers. Tradeoffs between device sizes and number of  
stages are presented with emphasis on low cost impedance matching. 
Recently, an analytical expression of the DC output voltage of multistage UHF band rectifiers 
with a ppropriate a pproximations a nd i ncorporating t he e ffect of  t he non linear f orward vol tage 
drop in diodes is derived [177]. It primarily concentrates on analysis of multistage rectifiers with 
diodes a s r ectifying de vices a nd t akes i nto a ccount non -ideal i ssues a ssociated w ith di ode-
connected CMOS devices such as: conduction angle, leakage current, body effect, and transistor 
sizes. H owever, t his w ork doe s not  c onsider t he i mpact of  i mpedance matching be tween t he 
antenna and the rectifier circuit, which is very important in achieving a high PCE in the whole 
chain.  
In [ 34,39,86], t he i nter-dependency of  t he i nput ne twork a nd t he A C-to-DC c onversion 
equation are ignored. A complete model for multi-stage rectifiers is presented in [86] and a AC to 
DC conversion equation was derived. It also separates the fixed losses from the losses that scale 
with t he num ber of  r ectification s tages. T he d erived equation i ncludes i mportant e ffects of  
nonlinear forward voltage drop in diodes, and impedance matching between the antenna and the 
multi-stage rectifier. 
In [177], a design strategy and power efficiency optimization method using diode-connected 
MOS transistors with very low threshold voltage is presented. The analysis takes into account the 
conduction angle, leakage current, and body effect in degrading the output voltage. Appropriate 
approximations a llow a nalytical e xpressions f or t he out put vol tage, po wer c onsumption, a nd 
efficiency t o be  de rived. A uthors i n [ 88], ha ve di scussed t he charge r edistribution l oss of  
capacitors and its impact on the PCE of a charge-pump based design and have clearly defined the 
average output voltage. 
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Authors in [147-148] have presented an analysis method to determine the performance of any 
switched-capacitor p ower co nverter u sing eas ily-determined ch arge m ultiplier v ectors. They 
considered t he m ost c ommonly us ed converter t opologies f or t heir effectiveness i n ut ilizing 
capacitors an d s witches. It co vers t he l adder, C ockcroft-Walton mu ltiplier, Fibonacci, s eries-
parallel, and doubler architectures for the rectifier. They noted that based on the performance of 
the investigated topologies in terms of slow-switching limit (SSL) and fast switching limit (FSL), 
some converters use capacitors efficiently and others use switches efficiently, but none of them 
are efficient in both . I t was also reported that for converters designed using a cap acitor-limited 
process, a s eries-parallel t opology would work b est, while switch-limited designs should use a  
topology s uch a s t he Cockcroft-Walton m ultiplier or  t he l adder t opology. T he exponential 
converters, such as the Fibonacci and Doubler topologies exhibit mediocre performance. 
2.6 Active (Synchronous) Power Rectifiers 
Unlike pa ssive rectifiers, a ctive (synchronous) r ectifiers us e a ctive devices i ncluding 
switches, c omparators, and pos sibly f eedback t o c ontrol t he c onduction i n t he f orward p ath 
without a  s ignificant vol tage drop and power loss. Figure 2.15 s hows a typical s tructure for an 
active rectifier. 
When the input voltage to the rectifier is higher than its output voltage, the comparator output 
goes to the positive supply rail and turns on the main switch to allow the charging of the output 
load. C onversely, w hen the i nput vol tage of  t he synchronous r ectifier i s l ower t han t he out put 
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Figure 2.15. Block diagram of typical active (synchronous) rectifier. 
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voltage, the comparator output goes low, the switch is turned off and the forward conduction path 
is disconnected. Generally, active rectifiers are considerably more efficient compared to passive 
rectifiers in terms of  output vol tage and power efficiency [21,97,104,130] for low and medium 
operating f requencies. Medium t o hi gh out put c urrents are v ery s uitable f or a ctive r ectifier 
because the current consumption of the comparator can then be almost neglected compared to the 
output c urrent. However, i mplementing hi gh e fficiency comparators o perating a t ve ry hi gh 
operating f requencies, which i s t he cas e f or m any w irelessly p owered d evices w orking at  
Industrial, S cientific a nd M edical ( ISM) ba nd, i s c hallenging. Bias generation f or t he i nternal 
circuitry is not trivial either since there is no DC supply at start-up. Active rectifiers mainly use 
regular M OS t ransistors as  t heir m ain s witch a s t hey o ffer a  l inear ch aracteristic f or p assing 
current, and a low voltage drop resulting in lower power loss. 
2.6.1 Active Diode Concept 
Active r ectifiers rely o n a ctive d iodes as th eir ma in b uilding b lock to  a chieve h igh 
performance. The active diode works nearly as an ideal diode with almost zero reverse current 
and ne gligible vol tage drop ( typically a bout 2 0 m V) i n f orward ope ration. H owever, t his 
advantage comes at  the cost o f s tatic power losses associated with i ts quiescent current. If this 
power i s ex cessive, i t can  o utweigh i ts b enefits i n r educing t he di ode v oltage dr op. A n a ctive 
diode typically consists of a MOS switch and a control circuit to determine its conduction angle. 
The co re o f t he co ntrolling s cheme i s always a comparator. p MOS t ransistors ar e u sed as  t he 
main switch for active rectification as they do not require an additional start-up circuit. 
The concept replacing conventional diodes with active diodes can be extended to all passive 
rectifier s tructures. T his in cludes th e classical bridge a nd th e p artially- and f ully-gate cross-
coupled s tructures. A ctive di odes a re also r eported t o b e us ed i n c harge-pump b ased 
architectures.   
2.6.2 Main Challenges in Design of Active Rectifiers 
Active rectifiers are constrained by the switching losses due to parasitics associated with the 
main pass s witches a nd t he c omparator pow er consumption. S witches are of ten i mplemented 
using ve ry l arge t ransistors t o a chieve l ow conduction l osses ( RON) a nd de liver hi gh out put 
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currents. Large parasitic capacitors are then inevitable, leading to losses along the main path that 
increase w ith t he ope rating frequency o f t he c ircuit. T he s witching l osses m ay even dom inate 
conduction l osses i n t he m ain pa ss s witch. M oreover, l arge M OS s witches a re also s ubject t o 
significant l eakage currents t hrough t he s ubstrate. Large p arasitic and gate c apacitances o f t he 
main s witch a ffect th e s lew r ate o f th e c omparator ma king it le ss responsive to  v arying in put 
signals. Thus, to obtain the best performance at a given operating frequency, the rectifier size and 
the comparator drive capability should be scaled appropriately. 
Comparators u sed w ithin th e a ctive r ectifier c ircuit a re s ubject to  a n in trinsic d elay. T his 
parameter makes it difficult to instantly switch the state of main pass switches. During such time 
intervals, r everse l eakage c urrent m ay f low, r esulting i n pow er deficiency. Increasing t he 
comparators speed comes a t the cost of  increased power consumption which harms the overall 
PCE. Output ripples are determined by the gain of the comparator, the value of the load capacitor, 
and t he carrier f requency. These parameters s et another bound ary in pe rformance opt imization 
for the active rectifiers.  
The power supply voltage of the comparator directly affects i ts performance. Increasing the 
supply vol tage o f t he comparator r educes t he on -resistance of  t he controlled MOS switch, and 
increases s lew r ate w hile al so i ncreasing t he l osses t hrough i ts c ircuitry. S ome active 
architectures use the voltage stored in the output capacitor to supply the comparators. In this case, 
any c hange i n t he i nput a mplitude a nd l oad c onditions, may c ause ch anges i n t he co mparator 
performance and affect the overall PCE. 
The maximum input frequency of the active rectifier is  limited by the characteristics of the 
comparator used within i ts structure. The speed of the comparator is a function of i ts quiescent 
current, which depends on the supply vol tage. As a  r esult, the design o f t he comparator i s t he 
most critical part in designing an efficient active rectifier. Generally, a fast comparator with low 
power consumption is selected, and other characteristics such as unity-gain bandwidth, open loop 
gain, slew rate, and static power consumption are adapted to the application. 
The number of comparators used in the rectifier structure also affects the performance of the 
rectifier. Various designs with different number of comparators have been introduced which will 
be presented in the following sections. As a r esult of the above challenges, act ive rectifiers a re 
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mainly implemented for relatively low frequency applications with minimum input amplitude of 
1.5 V [128-129]. 
2.6.3 Active Rectifiers with Conventional Topology 
Authors i n [ 29] s uggested us ing t wo a ctive di odes w ith ve ry l ow f orward vol tage dr op t o 
replace t he pM OS t ransistors i n t he P GCCR s tructures pr esented i n [ 47,144]. A s a  r esult, t he 
dropout vol tage i s reduced c ompared t o a  c onventional br idge r ectifier and t he ove rall pow er 
efficiency a nd out put v oltage i s i ncreased. N evertheless, t wo di ode-connected tr ansistors s till 
exist in the main path of the rectifier, limiting the performance improvement. This circuit is also 
constrained at start-up when there is no voltage to turn on the main switches. Moreover, increased 
internal losses at high output voltage and load currents will make the power efficiency sensitive 
to the input amplitude levels.  
Motivated by previous work, [56] suggested using two symmetrical parts, same as in [29], 
with t he e xception of  a dditional nM OS t ransistors t o pr ovide a  conduction pa th t o gr ound. 
Auxiliary transistors are inserted to control the bulk voltage of the main pass transistors (DBS). 
The rectifier, compared to previous structures, presents higher PCE and VCR, and maintains its 
performance over l oad and ca rrier f requency v ariations. H owever, i t p roduces relatively h igh 
ripples due to longer turn-off time. 
An al ternative d esign proposed i n [ 97] w here t he di ode-connected M OS t ransistors of  
conventional PGCCR topology are replaced with active diodes (Figure 2.16). Each active diode 
is r ealized b y a n nM OS t ransistor c ontrolled b y a  4 -input c omparator. T hese c omparators a re 
designed to be self-powered and biased by the unsteady and distorted voltages appearing at the 
input source terminals. The supply vol tage is provided by charging a small capacitor through a 
diode-connected M OS t ransistor ( auxiliary path) w hich i mproves t he r ectifier p erformance at  
startup. A  f eedback s cheme, i ntroducing an ar bitrary o ffset cu rrent t o t he co mparator i s al so 
suggested. The offset current helps in effectively reducing the delay of the comparator which in 
turn r esults in  s ignificant d ecrease in  th e a mount of  r everse l eakage c urrent. A s a  r esult, t he 
design exhibits smaller ripples, less dropout voltage, higher DC output voltage, and higher PCE 
compared to a conventional PGCCR structure. The minimum input voltage is as low as the sum 
of the drain-source voltage of nMOS and pMOS transistors in their linear region. The total drop-
44 
 
 
out vol tage of  t he r ectifier i s e qual t o t he s um of t he t hreshold vol tage of  nM OS a nd pM OS 
transistors (almost 1.5 V). However, the power consumption of the proposed design is very high 
(260 μW) even for a working frequency of 1 MHz. 
Since t he c omparators do not  us e a n e xternal s upply and t hey are c onnected t o nM OS 
transistors, a nd considering the v ariations in  th e in put a mplitude o ver time , th ere a re time  
intervals in which, the main pass nMOS switches cannot be turned on completely l eading to a 
significant reverse l eakage current. T o s olve t he pr oblem, a s emi-active r ectifier w ith c ross-
coupled c omparators i s i ntroduced i n [ 89]. T he c ross-coupled comparator s tructure he lps 
procuring a larger input voltage swing compared to the former design. This topology was used 
for a multi-stage rectifier. 
Authors in [104], proposed an active diode which ut ilizes a MOS switch, fast comparators, 
and a conduction angle regulating circuit (one-shot). The conduction angle regulator can generate 
pulses with varying widths corresponding to given load and source conditions. The design uses 
passive diodes located in an auxiliary path to generate enough voltage for startup, when there is 
no power supply for the comparators. Figure 2.17 shows the structure of the active diode with its 
automatic angle control. The voltage comparator detects if the on-chip diode is starting to become 
forward bi ased t o t rigger t he pul se w idth r egulator, w hich c loses a  s witch i n pa rallel w ith t he 
diode. The contribution of the new path in the load current dominates the diode path due to i ts 
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Figure 2.16. Circuit diagram for active rectifier in [97]. 
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very low channel resistance. The proposed active diode was then used to replace the conventional 
diodes in charge-pump and br idge configurations. In the later configuration, 4 c omparators are 
needed. The rectifier likely needs to employ a complex pulse width regulation circuit. This is due 
to the fact that pulse length depends on t he voltage difference between the input and the output 
and i t m ust be  c arefully c hanged a ccordingly. The pr oposed t opology, when us ed i n a  b ridge 
structure, also r equires f our additional 100 kΩ resistors in the power stage to tac kle t he 
synchronization problem which makes its implementation area consuming.  
Another active rectifier for three-phase micro generators is suggested in [135]. It is arranged 
based on a multi-phase bridge structure where the conventional diodes are replaced with active 
ones. The rectifier requires 6 comparators, two for each phase, which are supplied by the output 
voltage. An additional circuit is also used to provide power at startup. The operating frequency of 
the rectifier is reported to be in 10-100 kHz range. 
Authors in [60-61] introduced a new synchronous rectifier using the PGCCR structure. It uses 
an i ntegrated p eak s election ci rcuitry which s elects t he p eak v oltage generated f rom a m ulti-
electrode tr ansducer. T his d ual in put r ectifier c onsists o f tw o C MOS c ontrolled r ectifiers w ith 
their outputs connected together. In this design, the gates of main MOS switches are effectively 
controlled b y t he vol tage at t heir s ources. T herefore, t he ph ase r elationship be tween i nput 
terminals c an be  arbitrary. T his i s unl ike t he c onventional gate cr oss-coupled r ectifier w here 
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Figure 2.17. Circuit diagram for active rectifier in [104]. 
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input terminal voltages must be equal in amplitude and in opposite in phase. For low operating 
frequencies and a wide range of load conditions, the proposed rectifier has a substantially higher 
power a nd vol tage c onversion e fficiencies compared t o t he conventional P GCCR t opology. 
However, its power efficiency is degraded with very low and very high load resistances and its 
output ripples are larger. 
Authors in [149-150] proposed an active rectifier to harvest energy from an electromagnetic 
shaker.  It uses a bridge topology with three comparators. The lower two transistors of the bridge 
are gated complementarily b y a h ysteretic comparator. T he u pper tr ansistors o f th e b ridge r un 
independently and are controlled by comparators continuously sampling the voltage across each 
of the switches. Comparators are powered by an internal battery specially at start up. The rectifier 
was tested in the 100-1000 Hz range and it delivers a peak power efficiency of 88% at an input 
amplitude of 2.7V. 
Authors in [62-63] suggested an efficiency-enhanced CMOS rectifier for the t ranscutaneous 
power t ransmission i n hi gh-current bi omedical a pplications. T he de sign us es t he P GCCR 
structure, w here p MOS s witches ar e cross-coupled a nd nM OS t ransistors a re c ontrolled b y 
comparators (Figure 2. 18). T he c omparators are i mplemented us ing a n unba lanced-biasing 
scheme, resulting i n t he nM OS s witches t o be  t urned of f earlier, c ompared t o t hat i n t ypical 
active designs. Although the shorter conducting time can increase the input current of the rectifier 
and lead to an increased dropout voltage, the increase in the input current is offset by decrease in 
the leakage current of the rectifier. The proposed rectifier is self-supplied and can source a large 
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Figure 2.18. Circuit diagram for active rectifier in [63]. 
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output current (up to 20 mA). It operates with low input amplitudes (1.2 V) and achieves very 
high vol tage c onversion r atios a nd po wer e fficiencies. However, t he s tructure requires l arge 
resistors t o r ealize unba lanced bi asing f or t he comparators, which t heir i mplementation t akes 
significant d ie a rea. These r esistors s hould b e accu rately l aid o ut, as  t heir r atio af fects t he 
performance of  the comparators. This s tructure requires special attention in layout and subjects 
the performance of  the design to process variations. Moreover, the lowest input amplitude that 
the rectifier can process is determined by i ts output voltage, making i ts performance dependent 
on load conditions. The rectifier has a relatively long settling time which limits the range of input 
frequencies to a few MHz. 
2.6.4 Active Rectifiers with a Charge-Pump Structure 
Active r ectifiers h ave a lso u sed ch arge-pump structures e specially f or R FID, biomedical 
stimulation a nd e nergy harvesting s ystems. T he us e of  s uch s tructures helps t o i mprove t heir 
startup performance by detecting lower amplitude sources. Authors in [80,152] introduced a half-
wave active rectifier which employs a pMOS transistor as the main switch along with a switched 
capacitor voltage doubler. They also presented a synchronous full-wave rectifier which benefits 
from two conduction paths, including nMOS transistors controlled by active rectifiers. When the 
input voltage to the rectifier is higher than the output voltage, the upper active diode is activated, 
and when i t goes negative, the lower dual circuit provides a conduction path between the input 
and ground. Two comparators, operating in sub-threshold region, with t elescopic configuration 
are u sed w hich consume l ess s tatic p ower. Each o f t he co mparators requires a s eparate p ower 
supply of 2.5 V which is supplied by external sources.  
Authors in [113] modified the rectifier in [99] by inserting an auxiliary diode-connected MOS 
in parallel with the main switch. The design uses the output voltage directly as the power supply 
for the active elements. Figure 2.19 depicts the circuit diagram for the proposed rectifier. During 
startup, the auxiliary diode-connected MOS transistor, M3, provides charge transfer to the output. 
As the voltage rises, the active rectifier begins to operate with low performance. The active diode 
performance gradually improves with charging output vol tage. A t rigger c ircuit with hysteresis   
(not shown in the figure) is used to turn on the active part of the system once there enough energy 
is collected at the output. This circuit controls the conduction of a s eries MOS transistor placed 
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between t he i nput a nd out put. In or der t o obt ain t he de sired s witching t hreshold vol tage, t he 
dimensions of the circuit elements for the trigger circuit should be carefully selected.  
In many rectifier designs, similar to the above, active power is provided by charges stored in 
the out put c apacitor. T his c apacitor i s nor mally charged t hrough an auxiliary path, i n p arallel 
with t he a ctive di odes, t o pr ovide pow er a t c ircuit s tartup. P assive di odes or  di ode-connected 
MOS t ransistors a re widely us ed t o i mplement s uch a uxiliary p aths. H owever, unde r certain 
conditions, the voltage across the storing capacitor is not enough to drive the MOS transistors in 
the c omparator c ircuit. M oreover, t he c omparator pe rformance m ay s trongly af fected b y t he 
process characteristics such as threshold voltage, offset voltage, and mismatch which could cause 
oscillation and/or waste of charges. To reduce these effects, authors have used the comparators 
with hysteresis transfer characteristics [16-20,35].  
There are other active topologies other than conventional and charge-pump based rectifiers, 
mainly adapted for specific processes and applications and/or operating frequencies, and/or input 
source characteristics. For instance, DC-to-DC converter with adaptive dead-time control [112], 
dual-mode back telemetry using multiplexers [8,16,53], rectifiers with a predictive front-end [87], 
pulsed resonant [123,171-172] and rectifiers with a pair of comparators using a capacitive voltage 
divider to create phase-lead in the input of comparators [16-19].  
Many applications, including biomedical stimulators [24,115,125] require high voltages. This 
voltage i s pr eferably o btained f rom t he i nput di rectly after r ectification w ithout us ing a ny 
additional DC-to-DC converters. To fulfill the high voltage requirements, IC processes with high 
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Figure 2.19. Circuit diagram for the active rectifier in [113]. 
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voltage capabilities are often required [119]. Two-chip (hybrid) solution with one high voltage IC 
for s timulation a nd on e l ow vol tage IC f or ot her c ircuit f unctions i s a lso s uggested [ 115]. 
However, th is s olution may in crease th e complexity in  a ssembling th e implantable d evice and 
increase its form factor. While IC processes with both high and low voltage options can be used, 
the choices for such processes are limited and the performance may be compromised compared to 
advanced CMOS processes. Therefore, it will be advantageous if the high voltage circuits can be 
implemented using conventional CMOS processes. 
In [ 102], a  hi gh-voltage vol tage doubl er employing a  conventional P GCCR s tructure i s 
introduced, where MOS transistors are controlled by active circuitry. High vol tage operation is 
achieved b y s tacking a  number of  pM OS a nd nMOS t ransistors w ith their s ource and dr ain 
terminals connected in series. Diodes are implemented using n-well/p-substrate junctions which 
has a large breakdown voltage. The proposed technique allows the integration of a high-voltage 
rectifier w ith o ther lo w v oltage c ircuits in a  conventional C MOS pr ocess. T his t opology, 
combined with the use of deep n-well layer available in the advanced standard CMOS processes, 
serve f or min imizing r isk o f p otential la tch-up. N evertheless, t he m inimum i nput vol tage i s 
constrained b y the t hreshold vol tage o f a  diode and multiple drain-source vol tage drops o f t he 
main and stacked transistors. 
2.7 Active-Passive Power Rectifier Structures 
There are rectifier topologies based on the multi-stage architecture where active and passive 
stages ar e u sed. A uthors i n [ 105,127,130-133] ha ve i ntroduced an ul tra-low-voltage hi ghly 
efficient i ntegrated r ectifier w ith onl y on e t hreshold vol tage dr op for m icro e nergy ha rvesters 
(Figure 2.20). The ability to convert nearly the entire voltage applied at the input to the output is 
the main advantage of this circuit. The proposed rectifier consists of two stages. The first stage is 
completely passive and is used to convert the negative half waves of the input sinusoidal wave 
into positive ones with nearly no vol tage drop. This conversion is done with only four standard 
CMOS t ransistors, w here no s ignificant c urrent c onsumption e xcept f or ne gligible l eakages 
exists. In contrast to MOS diodes, no t hreshold vol tage drop is seen between the input and the 
output of the first stage, but the drain-to-source voltage drop of the two MOS switches. An active 
diode s econd s tage i s i nserted t o control t he current di rection b y bl ocking t he r everse c urrent 
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flow. It is  implemented using a single multi-stage comparator consisting of a  bias ci rcuit and a 
bulk-input a nd out put s tage c ontrolling a  r egular M OS s witch. T he bi asing vol tage i s c reated 
using a common beta-multiplier bias circuit with start-up which is nearly independent form the 
supply vol tage. The bulk-input comparator has very low power consumption and is well suited 
for low-voltage applications. The design employs low-threshold MOS transistors in the passive 
stage, and a dynamically bulk biased MOS transistor in the active stage. In the bulk-input stage, 
the bulk of MOS device is used as the input terminal while bias is provided at its gate. In order to 
ensure proper startup of the active diode over all process and temperature corners, an additional 
bypass pMOS diode (auxiliary path), is used in parallel. This bypass diode conducts only during 
circuit s tartup t o ch arge t he s torage cap acitor a nd r emains i n a h igh i mpedance s tate i n o ther 
times. The active diode works nearly as an ideal diode, with current flowing in only one direction 
with nearly no voltage drop. However, this structure suffers from some current consumption. 
 It is reported that the maximum output power of the rectifier is 10 times larger than passive 
solutions and its voltage and power efficiencies are over 90% for operating frequency around 5 
kHz.  It also exhibits e fficient r ectification for v ery lo w in put voltages d own t o 350m V [ 131-
133].  
Using a s imilar c oncept, a  f ull-wave i ntegrated rectifier w as i ntroduced in [ 105], w here a  
simple lo w-voltage active di ode i s de veloped. The c omparator us es a n unba lanced t ransistor 
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Figure 2.20. Circuit diagram for the active-passive rectifier in [133]. 
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scale, which makes the rectifier work with small input voltages. The bulk of the main pass switch 
is d ynamically b iased t o av oid l atch-up a nd t o r educe t he bod y-effect a ssociated w ith it.  T his 
results in reduction of  the dropout vol tage across the active diode and the power consumption. 
The r ectifier i s r eported t o e xhibits a  pe ak i n P CE a nd V CR o f 87%  a nd 93%  at a  ve ry l ow 
minimum input voltage of 0.7V. The design is tested for operating frequencies between 100 kHz 
and 1.5 MHz.  
Authors i n [ 7,56,61,63,105,131] t abulated t he major pe rformance e lements fo r d ifferent 
active and passive rectifier structures.  
Conventional pa ssive r ectifiers, de pending on t heir t opology, are c onstrained b y vol tage dr op 
across di ode. H owever, t hey a re c apable o f s ourcing s ignificant l oad c urrent i n m A r ange 
operating at very high frequencies with relatively low ripples. They do not need to power supply 
and do not  c onsume s tatic pow er. C harge pu mp pa ssive r ectifiers can ge nerate hi gh out put 
voltages out of weak input amplitudes due to their stacked architectures. However, their PCE is 
deteriated with further increase in the number of stages and they fail to handle large load currents. 
Active rectifiers are the merit of choice for low and medium operating frequencies. They often 
need s upply for t heir i nternal c ircuitry. U se of  threshold c onacellation t echnique s ignificantly 
improves t he P CE o f p assive r ectifier i f ex cessive car e i s p aid i s p aid t o co ntrol t he r everse 
leakage current thought the main path switches. They are well-adapted with CMOS processes and 
can provide significant load charges operating in ISM band. 
To summarize, conventional passive rectifiers, depending on t heir topology, are constrained 
by voltage drop across one or more diode. However, they are capable of sourcing significant load 
current in the mA range operating at very high frequencies with relatively low ripples. They do 
not ne ed s eparate pow er s upplies a nd do not  consume s tatic pow er. Charge pum p pa ssive 
rectifiers can generate h igh out put vol tages out  of w eak i nput amplitudes d ue t o t heir s tacked 
architectures. However, their PCE is deteriorated with further increase in the number of s tages, 
and t hey f ail t o h andle large l oad cu rrents. A ctive r ectifiers a re o ften preferred for l ow a nd 
medium operating frequencies. They usually need an external supply for their operation. Use of 
threshold cancellation techniques significantly improves the PCE of passive rectifiers if extensive 
care is paid to control the reverse leakage current through the main path switches. They are well-
adapted with CMOS processes and can provide significant load charges operating in ISM band.
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Chapter 3 : A NOVEL LOW-DROP CMOS ACTIVE RECTIFIER 
As e xplained i n t he pr evious c hapters, t he p artially gate cross-coupled f ull-wave pa ssive 
rectifiers u se p ositive f eedback t o improve t he conductance of  c ross-coupled M OS s witches. 
However, they were constrained with the threshold voltage of diode-connected MOS transistors. 
This significantly impacts their overall power efficiency and reduces their output voltage. 
It w as a lso d iscussed th at a ctive r ectifiers w ith r elatively c omplex c ircuitry c an b e mo re 
efficient than their passive counterparts using low-loss MOS switches controlled by comparators 
to implement active diodes. However, it is found that the switching losses in the main pass MOS 
switches out weigh t heir a dvantages i f ope rating a t hi gh f requencies. Q uiescent c urrent of  
comparators and the delay associated with them are also considered for further power deficiency. 
Furthermore, active rectifiers of ten ne ed t o pr ovide s upply voltages t o t he c omparators w hich 
limits their application and increases their circuit complexity.  
This chapter concerns the design and implementation of  a  new full-wave rectifier that uses 
active circuitry to control the conduction angle of low-loss MOS switches. The simple structure 
of t he control s cheme al ong with t he u se o f a p artially gate cross-coupled s tructure ef fectively 
reduces t he l osses an d s ignificantly i mproves t he p erformance o f t he p roposed act ive r ectifier, 
accordingly. U se o f i nherent ch aracteristics o f MOS t ransistors as  co mparators i n p lace o f 
explicit comparators in conventional active s tructures is an advantage of  the proposed rectifier. 
Thus, all main pass transistors behave as switches that offer very low voltage drops when used to 
perform AC to DC conversion. The proposed s tructure i s s elf-supplied and therefore, no ot her 
supply m echanism i s ne cessary. T he qui escent c urrent o f c omparators i s a lso a voided e ven 
though t here are s ome n egligible l eakage c urrents t hrough t he channel a nd j unctions of  M OS 
devices. Dynamic bulk biasing techniques are applied to the bulk of main pass devices to reduce 
their le akages in to th e s ubstrate. Using the TSMC 0.18 µm C MOS s tandard p rocess, t he 
consistency of the schematics- and post-layout-simulation results of the proposed active rectifier 
are d emonstrated. Experimental r esults ar e also p resented and they show good agreement with 
simulations. This work was published in Elsevier Microelectronics Journal and is reproduced as 
follows. 
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Abstract -We present, in this paper, a new full-wave rectifier topology. It uses MOS 
transistors as low-loss switches to achieve a significant increase in overall power efficiency and 
reduced voltage drop. The design does neither require an internal power source nor an auxiliary 
signal path for power delivery at startup. The highest voltages available in the circuit are used to 
drive the gates of selected transistors to reduce the leakages and to lower their channel on-
resistance, while having high transconductance. The proposed rectifier was characterized with 
the SpectreS simulator under the Cadence environment and then fabricated using the standard 
TSMC 0.18 µm CMOS process. The proposed full-wave rectifier is particularly relevant for 
wirelessly powered applications, such as implantable microelectronic devices (IMD), wireless 
sensors, and radio frequency identification (RFID) tags. When connected to a sinusoidal source 
of 3.3 VAC nominal amplitude, it allows improving the power efficiency by 10% and the average 
output voltage by 16% when compared to other published results.  
Keywords - CMOS, F ull-wave r ectifier, P ower efficiency, S mart m edical d evices, R adio 
frequency identification (RFID), Wireless power transfer 
3.1 Introduction 
Many classes o f electronic d evices ar e subject to s tringent s ize constraints. A mong th em, 
smart implantable medical devices, low-cost passive radio frequency identification (RFID) tags 
and w ireless s ensors h ave at tracted attention o f m any researchers [1–5]. In m any applications 
from t hese cl asses, a n i nternal pow er s ource s uch a s a n e mbedded ba ttery – in a ny form 
(disposable o r r echargeable) – cannot be  a ccommodated. T his m ay b e due  t o t heir l ow-energy 
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density, their limited lifetime, related hazards to  human safety or degradation of their comfort. 
Powering s uch d evices pos es s ignificant i mplementation c hallenges. M oreover, d espite 
remarkable efforts dedicated to developing power scavenging techniques to harvest power either 
from e nvironment or  hu man bod y, t hese t echniques a re not  yet c onsidered as a reliable an d 
feasible power source [6–9]. Nowadays, inductive RF links are a preferred solution to power up 
the c onsidered class of  de vices. T ypically, t he s ame l ink i s us ed bot h f or pow er and da ta 
transmission [1–3]. Here, the lifetime of the system is no longer limited by the insufficient energy 
density of batteries. On the medical side, the infection risk is strongly reduced when there is no 
wire going t hrough t he s kin. It i s a lso o f i nterest t hat t here i s no  kn own ne gative a spects 
associated with t elemetric ex posure at m oderate f requencies ( < 2 0 M Hz) [5]. H owever, t his 
method of power transmission suffers from poor electromagnetic coupling, which results in a low 
power efficiency. M oreover, t he v alue of  t he received pow er i n t he application i s s trongly 
affected by the distance and the relative o rientation and displacement of the remote t ransmitter 
with respect to the implantable transponder. 
3.2 Power Conversion Chain 
Figure 3.1 shows a typical block diagram of a power conversion chain (PCC) for biomedical 
implantable de vices ( sensors a nd s timulators) [10]. The ex ternally generated R F s ignal i s 
captured by the secondary coil. This coil, combined with an integrated capacitor, form a parallel 
resonant t ank, where t he as sociated el ectromagnetic p ower i nduces v oltage w aveforms. T he 
following wideband rectifier, along with the voltage regulator, converts these waveforms, which 
are typically sinusoidal, to a DC supply voltage. This supply is used to power up the core as well 
as output s tages (signal processing and s timuli generation) c ircuitries located downstream. The 
 
Figure  3.1. Block diagram of a typical PCC. 
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core of the stimulator, which is responsible for biasing, testing and various control structures is 
often implemented using digital circuitry. It is therefore powered from a nominal supply voltage 
for the given technology. However, as some functional electrical stimulation applications require 
voltages higher than those available by the digital core, a  multistage voltage multiplier may be 
needed to boost the output voltage to the desirable levels. 
3.2.1 Rectifier Implementation 
Diodes or diode-connected MOS transistors are commonly used to implement rectifiers. Full-
wave bridge structures are often used as they offer higher power efficiency, smaller output ripples 
and greater reverse breakdown voltage compared with their counterpart, the half-wave rectifiers. 
However, t hey are bot h constrained b y the i nherent di ode/transistor f orward-bias voltage d rop 
(0.4–0.6 V). Such threshold voltage results in a significant power loss within the rectifier, which 
affects the overall power efficiency and decreases the delivered voltage to the following modules. 
This n egative imp act b ecomes in creasingly s ignificant in  th e d esign of lo w-voltage pow er 
supplies, which is the case for new sub-micron CMOS technologies. 
It is important to mention that a more efficient rectifier can deliver a given amount of power 
for a  l esser vol tage i nduced a cross t he s econdary coil. T hus, f or a  certain P CC, i t r equires a  
smaller coupling coefficient and allows for a greater relative distance between the coils. 
On the other hand, Schottky diodes with a  l ow forward drop (0.3 V) a re possible but  t heir 
implementation i s e xpensive, due  t o t he e xtra f abrication s teps t hey imply as t hey are not  
available in standard CMOS processes [11]. 
3.2.2 CMOS Bridge Rectifiers 
A conventional full-wave b ridge r ectifier along with a cap acitor ( Figure 3 .2) converts both 
polarities of the input signal to DC.  
The arrangement requires four diodes, where a pair of diodes is responsible for rectification in 
each s ignal cycle. W hen t he i nput vol tage i s hi gher t han t he out put on e, a  diode c onducts t o 
deliver power to the load and the other r egulates the current path f rom the load to the ground. 
Although t he s tructure, w hen c ompared t o a  ha lf-wave b ridge, be nefits f rom a  hi gher pow er 
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efficiency, smaller output r ipples and higher reverse breakdown vol tage, i t suffers from having 
voltage drop of two cascaded diodes in each signal cycle. 
In integrated circuits implemented with standard CMOS processes, the diodes are commonly 
replaced with diode-connected MOS t ransistors. A variety of  conventional full-wave integrated 
rectifiers i s ad dressed i n [12] and t heir c haracteristics i n t erms of  t opology, s ize, br eakdown 
voltage and current handling capabilities were reported. Here, the structures are still affected by 
the t hreshold vol tage (VTh
Moreover, in diode-connected transistor-based active rectifiers (FWDR), V
) and instantaneous vol tage d rop across t he t ransistor-based switches 
(due to their channel resistances), which degrades the overall power efficiency and reduces the 
output voltage. This drawback also makes the structure increasingly inefficient in advanced low-
voltage s ubmicron p rocesses, w here t he r atio o f t he nor mal s upply vo ltage t o t he t hreshold 
voltage of MOS transistors decreases. 
GS is modulated by 
VDS. For voltages around the threshold voltage (VTh), the latter parameter changes slightly from 
forward to r everse conduction. Therefore, t he s witches a re s low and cannot be  t urned O N and 
OFF c ompletely. T his s ubjects th e s tructure to  significant le akages, which le ads to  in efficient 
rectification. 
 
 (a) (b) 
Figure 3.2. Schematic of a full-wave bridge rectifier: (a) diode 
implementation, (b) MOS diode-connected implementation. 
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Threshold vol tage i s a pr ocess-dependent p arameter. V arious ci rcuit t echniques ar e 
introduced t o s uppress t he impact o f VTh when t urning-on t ransistors us ing a dditional bi asing 
circuitries in a standard CMOS process. They benefit from the use of bootstrap [13] or dynamic 
techniques for gate-drain [14] or bulk-source (body ef fect) biasing [15]. Here, a DC voltage i s 
generated i n an  i dle p hase t o el iminate o r r educe t he effect o f VTh
Recently, a gate cross-coupled rectifier (GCCR) shown in Figure 3.3 was introduced [12]. In 
each signal cycle of this circuit, the V
 in t he w orking ph ase. 
Unfortunately, all cited techniques are power hungry. Alternatively, advanced CMOS processes 
offer l ow-threshold vol tage ( native) t ransistors [1] which c ould be  e mployed t o r ealize l ow-
voltage designs. 
Th of one diode-connected MOS transistor is replaced with 
the effective voltage drop across a MOS switch (VGS = Veff
𝑉𝑒𝑓𝑓 =  � 2𝐼𝐷
µ𝐶𝑂𝑋 �
𝑊
𝐿 �
 
) as formulated in Eq. (3.1). 
(3.1) 
where W and L are the width and length of the transistors, ID is the current flowing and µCOX 
is a process related product. This drop could be negligible when the MOS transistor is in its triode 
region. The other advantage of such rectifier is to drive the gate of the said MOS transistor with a 
 
Figure 3.3. Gate cross-coupled rectifier [12]. 
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voltage s wing hi gher t han t hat of  t he di ode-connected s tructures, w hich r educes t he s witch 
leakages and improves the switch conductivity, as expressed in Eq. (3.2). 
𝑔𝑑𝑠 = �𝜇𝑃𝐶𝑂𝑋 �𝑊𝐿 �𝑃 (𝑉𝑆𝐺 − |𝑉𝑇ℎ|) (3.2) 
The resulting rectifier produces higher power efficiency than conventional FWDR structures; 
however, it uses diode-connected MOS transistors for load connections and thus suffers from the 
associated drawbacks. 
Fully cross-coupled s tructures have also been introduced where both upper and lower main 
branch t ransistors a re c ross-coupled [16]. It w as shown t hat s uch a  s tructure doe s not  p resent 
good power efficiency due to existing parasitics [17]. 
Previously reported structures – except the fully cross-coupled configuration – exploit at least 
one diode or diode-connected MOS transistor to regulate the direction of the current flow toward 
the load. 
Active rectifier configurations have be en r eported t o have hi gher power efficiency [18–22] 
and t o g enerate l ess h eat [23]. T hey us e a ctive c ircuitries ( comparators) t o pr ovide a dequate 
control signals for each MOS transistor, replacing the diode-connected transistors in each signal 
cycle. In t his w ay, t he c onduction a ngles of  t he M OS s witches w ith r espect t o t he s inusoidal 
source are managed based on the source characteristics and load requirements. They offer faster 
switching between ON and OFF states and allow reducing the leakages. In comparison with the 
passive r ectifier s tructures, t hey b enefit from hi gher gate-drive vol tages i mproving t he s witch 
conductivity and the power e fficiency a ccordingly. However, most approaches based on a ctive 
devices require a dditional s tatic pow er t o ope rate. R ecall t hat t here i s no pow er available 
especially at the starting point of the rectifier. This outweighs the benefits they offer, and it limits 
their a pplication to  th e circuits le veraging s ome a lternate s olution s uch a s: a n a uxiliary p ower 
source, a second parallel lower efficiency rectifier for bootstrap, or a large capacitor to power up 
active devices and peripherals. The last two solutions can be  combined, such that the reservoir 
can be charged by an extra signal path active at least temporarily at startup [24]. 
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Several a ctive r ectifiers r ely o n h igh-speed hi gh-resolution l ow-offset co mparators t hat 
actively c ontrol s witches i n t he m ain pow er c onversion pa th. T heir de sign c an be  ve ry 
challenging, and their characteristics can have a strong influence on the performance of an active 
rectifier. This is  particularly true when the s inusoidal power source to be rectified is  recovered 
through a  R F s ignal w hose f requency can e xceed 10 M Hz. Indeed, w hen t he A C s ource 
frequency is high the comparator delay and response time could lead to flow of current from the 
output reservoir back to the source coil. Such a reverse current can cause coil voltage distortions, 
increased power dissipation in the switches and decrease of VOut
The ne ed f or c onfigurations w ith hi gher efficiencies an d g reater o utput v oltages at tracted 
many researchers t rying to improve the overall characteristics of the power conversion chain in 
wirelessly powered devices. The remainder of this paper includes in Section 2 the presentation of 
the ne w f ull-wave a ctive r ectifier a long w ith its  c ircuit d escription. It u ses M OS tr ansistors a s 
low-loss s witches t o achieve a  s ignificant i ncrease i n o verall p ower e fficiency and reduced 
voltage drop. The d esign does neither r equire an i nternal pow er source nor an auxiliary s ignal 
path for power delivery at startup. Section 3 reports simulation and measurement results for the 
new s tructure as w ell a s a  c omparison be tween di fferent s tructures f ollowed b y c oncluding 
remarks in Section 4. 
 due to loss of charge from the 
capacitor reservoir. Other drawbacks associated with act ive rectifiers are the higher component 
count and the design complexity. In general, more complex designs comprising more components 
have higher power consumption and larger area. 
3.3 New Proposed Active Rectifier 
To i mprove t he pow er conversion e fficiency ( PCE) a nd i ncrease t he output vol tage, w e 
propose a  ne w f ull-wave a ctive r ectifier ( FWAR). It e mploys M OS s witches w ith v ery lo w 
forward dr op t o r eplace all di odes or  di ode-connected M OS i n pr evious structures. Figure 3 .4 
provides the schematic of the proposed structure. 
The design benefits from driving the gate voltages with the highest available voltage in the 
circuit and it does not introduce a VTh drop in the direct current loop from source to load. To help 
understand how the c ircuit i n Figure 3 .4 operates, i ts ha lf pa rt active du ring the pos itive i nput 
cycle for simplicity is redrawn in Figure 3.5. 
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Here, M1 and M4 replace a p air of  di odes i n a  c onventional br idge rectifier. Ignoring f or 
simplicity the impact of MOS threshold voltages, M1 operates during positive cycles (VIn+ > VIn-) 
while the combination of M4, M6 and M8 checks for valid load charging condition (VIn > VOut). 
M10 provides the condition for complete cut-off of M4 in its stop mode of operation. 
 
Figure 3.4. Schematic of the proposed full-wave rectifier. 
 
Figure 3.5. Schematic of the active parts during the positive half cycle. 
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During pos itive c ycles, M1 conducts a nd c onnects t he out put terminal t o t he f loating i nput 
source. Therefore, neglecting possible resistive drops (as would be correct if there is no current 
flowing) th e lo wer te rminal o f th e s ignal s ource is  s et a t a  v oltage e qual to  ( VOut - VIn) with 
respect to the ground. If the second crucial condition for rectification becomes true (VIn > VOut), 
the l ower t erminal of  t he s ignal s ource ha s a voltage l ower t han t he ground. T herefore, M8 
conducts and that applies a low voltage to the gate of M6. This forces M6 to conduct, which puts 
M4
Simultaneous conduction of  M
 in conduction too. The combinations of  gate and source voltages that are selected a re such 
that the switches have high conductance and low leakages. 
1 and M4 closes the current path from the source to the load 
and c harges t he out put c apacitor r eservoir. O therwise, M10 forces M4
Pull-up pMOS transistors are also used to attach the gate of M
 in de ep c ut-off re gion 
preventing f loating gates and reducing leakage and short c ircuit currents to f low. Note that the 
circuit functionality and performance are influenced by the need to respect proper timing between 
various switching conditions.  
5/M6 to VOut, while M7/M8 are 
idle. The gates of such transistors are driven by the same voltage as the gates of M3/M4. These 
extra transistors help preventing floating gates. In negative cycles, the dual circuit will rectify the 
input voltage in the same manner. Considering the dead zone due to the threshold voltage of the 
main s witches ( M1-4
The proposed rectifier w as implemented a t t he circuit l evel us ing the s tandard TSMC 0.18 
µm C MOS pr ocess w ith 3.3 V  nom inal vo ltage a nd t hen c haracterized w ith t he S pectreS 
simulator under the Cadence environment. An AC sinusoidal floating voltage source was used to 
model RF power being fed into the rectifier stage. The source peak-to-peak amplitude is 5V and 
its frequency is set to 10 MHz, which fits the requirements for an intracortical stimulator implant 
application developed in our laboratory. 
), t he de sign ope rates i n a  way t hat i s s omewhat a nalogous t o a c lass A B 
amplifier [25]. 
 It is  o f in terest th at s ome g ate ox ides a nd j unctions m ay be s ubject t o vol tage s tress t hat 
could decrease reliability. This issue was left for future research. 
The main branch t ransistors (M1-4) s izes are 20/0.35 µm with multiply factor of  50. M5/M6 
sizes a re 0.525/ 0.35 µ m w hile M7/M8 and M9/M10 are imp lemented w ith n ative tr ansistors 
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(typical VTh = -120 m V) a re, r espectively, 1. 2–1.35/1.52 µ m w ith multiply f actor of  100.  
Minimum size pull-up pMOS transistors are also employed. Figure 3.6 illustrates the behavior of 
the proposed FWAR showing |VIn |, VIn+, VIn- and VOut over a full period. Considering the main 
switches (M1-4) acting in deep triode region, the output resistance contributed by the rectifier in 
each s ource c ycle i s a co mbination o f R ON for nMOS ( M3 or M4) a nd pMOS ( M1 or M2) 
transistors. A s t he si zes o f n - and p -type M OS tr ansistors lo cated in  main p aths ( M1-4) ar e 
identical and due to higher mobility for majority carriers in nMOS (electrons) compared to holes 
in pMOS, for a given load and source conditions, one may expect the RON of the pMOS (M1-2
From Figure 3.6, we observe that the waveforms V
) to 
dominate. 
In+ and VIn- with respect to VGnd look more 
like skewed and distorted sinusoids. The switching dynamics is described as follows. At the start 
of t he pos itive c ycle, when t = T0(S0) and VIn = 0 , as  M1 behaves as  a r eversed-bias di ode-
connected and therefore is OFF. M6 is OFF due to its gate connected to VOut via pull-up. M8 and 
M10 are a lso O FF due  t o t heir c onnections t o t he f loating s ignal s ource a nd t he g round w hich 
results in M4
At t = T
 staying OFF. 
1(S1), when VIn = |VTP |, M1 is gradually turned on, s horting VIn+ to VOut. Thus, the 
change i n VIn is r eflected b y t he dr op i n VIn-. T his imp lies VIn- to be  m ore pos itive t han t he 
ground which leads M6 and M8 to stay OFF and M10 to turn ON, respectively. As a result, the 
condition for complete cut-off of M4 is provided and no current flows in M1. The conduction of 
M10 also helps pull-up to hold M6 in stop mode. 
 
Figure 3.6. Simulated result of the FWAR over one period. 
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At t = T2(S2), when VIn is higher t han (VOut+VDS-M6) such that VIn- drops be low VGnd, a nd 
therefore, M8 gets ON which puts M6 in conduction, too. As such, M10 turns OFF as well which 
leads the gate of M4 no longer to be fixed to the ground. Therefore, M4 starts conduction with a 
very low forward drop and VOut is charged up vi a the path consisted of M4 along with M1. The 
difference between VIn+ and VOut
After V
 represents the conduction drop due to the finite resistance of the 
charging path elements. Obviously, the overall power efficiency of the FWAR is affected by the 
effective voltage drop of the pass switches. 
In reaches the peak, it starts to decrease and at t = T3(S3), VIn- rises above VGnd. This 
results in turning off M6 and M8 and putting on M10, respectively. Finally, as VIn drops to |VTP |, t 
= T4(S4), the gate-drive of M1 is no longer sufficient to short VIn+ to VOut, and VIn+
Table 3.1 tabulates all the switching states of the various transistors for the proposed active 
rectifier in a positive cycle of the signal. The source terminals of the transistors connected to the 
floating s ignal s ource te rminals a re v arying o ver time  s ignificantly. T hey go a bove V
 starts to drop. 
Out and 
below t he ground vol tages and t herefore, s ubject t he e xposed t ransistors t o pos sible l atch-up 
and/or s ubstrate l eakage c urrents. T herefore, pr oper bul k bi asing i s e ssential. T his i s 
accomplished us ing t he dynamic bul k s witching t echnique [26]. This t echnique i s a pplied for 
biasing the bulk of M1-4 as shown in Figure 3.7. Using the said technique, the bulk of the main 
pMOS t ransistor ( M1) i s s electively co nnected t o t he h ighest av ailable v oltage ( either VOut or 
VIn+). A  s ymmetrical r everse c onfiguration i s a pplied f or bul k bi asing of  ot her m ain nMOS 
transistors (such as M4) which are selectively connected to the lowest available voltage (VGnd or 
Table 3.1. Rectifier switching states for positive cycle. 
 M1 M4 M6 M8 M10 
S0 OFF OFF OFF OFF OFF 
S1 ON OFF OFF OFF ON 
S2 ON ON ON ON OFF 
S3 ON OFF OFF OFF ON 
S4 OFF OFF OFF OFF ON 
S ≡ State, M ≡ MOS Transistor 
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VIn-
It is  worthy to  notice th at due to  the nature o f the design, u sing i nherent characteristics o f 
MOS switches for having a voltage at least equal to V
). N ote th at imp lementing such bul k bi asing t echnique r equires l ocally i solated w ells or  
substrate. In t he p roposed c onfiguration, t his i s r ealized b y using s eparate n -well fo r pMOS 
devices and deep n-well around nMOS transistors. 
Th
The following discussion relates to a design optimized for a shunt RC load of C = 200 pF and 
R
 to form the channel and conduct, the use 
of l ow-threshold t ransistors c an c ontribute t o i mproving pow er e fficiency. H owever, t he 
maximum out put vol tage of  t he r ectifier r emains al most t he s ame as  t he p eak-to-peak i nput 
amplitude irrespective of the transistor’s threshold. 
L = 2kΩ. This load condition when combined with applying a sinusoidal source amplitude of 5 
V l eads t o a  l oad c urrent of  up t o 2 .5 m A. T he size of  t he m ain pa ss t ransistors ( M1/M4 and 
M2/M3) was traded-off with associated parasitics to handle large load currents with low enough 
channel r esistances. A s other s witching-based c ircuits, t he pe rformance of t he de sign and i ts 
function s trongly de pends on t iming a nd ope rating f requency. P roviding pr oper t iming a nd 
optimizing t he p erformance can b e a ccomplished i n pa rt b y choosing t ransistors of  t he e ight 
times larger than minimum. This is necessary for quick pulling down of the gate of M3/M4 and 
forcing t hem t o c ut-off re gion w hile i n s top m ode. M5/M6 are min imum s ize tr ansistors. T he 
 
 (a) (b) 
Figure 3.7. Schematic of dynamic bulk biasing for main switches: (a) M1 and (b) M3. 
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choice of  these s izes a long with those of  M9/M10 provides proper t iming for M3/M4 to switch. 
M7/M8 are a lso d esigned w ith tr ansistors s even time s la rger th an min imum to  h andle g ate 
parasitic cap acitance d ischarging as sociated w ith t he gate o f M5/M6
Although t he r esistance o f a  di ode m ay b e de creased b y i ncreasing i ts a rea, t he j unction 
capacitance will become dominant and deteriorate the PCE. Increasing the size of the main pass 
transistors increases the g
 and their qui ck switching. 
Minimum size pull-up pMOS transistors are also used. 
m of the transistor, which leads to quicker reaction in response to small 
changes in input signal. It also reduces the RON
3.4 Performance Metrics and Simulation Results 
 of the channel in MOS pass device, which leads 
to l ower vol tage dr op across t he channel. However, s witches w ith l arger a rea a lso i ntroduce 
higher parasitic capacitances which degrade their performance in high frequency applications. 
Power conversion efficiency is an index of the power dissipated by the load compared to total 
energy consumed by whole circuit. It is commonly used to compare different rectifier structures 
and is defined as the ratio of the output DC power to the input RF power. 
PCE= 𝑃𝑂𝑢𝑡
𝑃𝐼𝑛
× 100 (3.3) 
There a re ot her i mportant pa rameters s uch a s t he out put D C ( average) vol tage a nd t he 
minimum input vol tages which may be  characterized. Parameter PCE includes a ll drops across 
the series components located in the power chain. The minimum input voltage is the minimum 
voltage that could be detected by the rectifier. These maximum and minimum voltages determine 
the d ynamic r ange o f th e r ectifier. T he s imulation r esult in  Figure 3 .6 shows th at th e r ectifier 
gives an output maximum voltage of 4.86 V for RL = 2kΩ and CL
We ha ve c ompared t he s imulation r esults of  F WDR a nd G CCR s tructures w ith our  ne w 
proposed FWAR c ircuit. Figure 3 .8 shows t he output vol tage va riations ove r t ime for t hese 
different structures for the same transistor sizes and load as already stated. The FWAR produces 
significantly higher output voltages in comparison with other structures. This is due to the use of 
 = 200 pf, and the conduction 
time is approximately 7 ns per phase. This is the time interval when the rectifier charges the load 
reservoir. 
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MOS transistors as switches in their triode region, where they can present very low voltage drops 
across t heir d rain-source t erminals. U se o f h igh VGS for s uch t ransistors ha s a lso r esulted i n 
higher gm
The voltage conversion ratio (VCR) is defined as the ratio of the average output voltage to the 
peak magnitude of the AC input voltage Eq. (3.4). It indicates the portion of input voltage which 
is available at the output. Figure 3.9 illustrates the VCRs for the different structures. 
 and lower channel on-resistance accordingly.  
𝑀 =  𝑉𝑂𝑢𝑡−𝑎𝑣|𝑉𝐼𝑛|  (3.4) 
The ne w pr oposed s tructure ha s t he hi ghest voltage conversion efficiency am ong t he 
considered structures. The average output voltage with a source amplitude 3.3 V is 54% and 16% 
greater than those produced by the FWDR and the GCCR topologies, respectively. This is due to 
 
Figure 3.8. Simulated output voltage of FWDR, GCCR and FWAR. 
Figure 3.9. Simulated VCRs for various rectifier structures. 
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the smaller voltage drop across the pass devices observed at each cycle. 
Figure 3 .10 shows t he s imulation r esults c haracterizing t he pow er e fficiency v ersus i nput 
amplitude f or F WDR, G CCR a nd F WAR s tructures. T he FWAR pr esents significantly hi gher 
power efficiency when compared to other structures. 
With a 3.3V AC source amplitude, the new rectifier offers improved power efficiency by up 
to 46% and 10% compared to the FWDR and GCCR topologies, respectively. This is due to use 
of MOS transistors in their triode region as switches, where they can have very low voltage drop 
across t heir d rain-source te rminals. S imulations c onfirm th at th e n ew s tructure is  c apable o f 
handling high load currents with small power efficiency degradation. 
3.5 Measurement Results 
The proposed full-wave active r ectifier was f abricated in a 0 .18 µm 6-Metal/2-Poly TSMC 
3.3V s tandard C MOS pr ocess. T he di e phot omicrograph pr ovided i n Figure 3 .11. T his chip 
measures an area of 1594×1080 µm2
In a second ve rsion, some DRC violations were done on pur pose, to a llow implementing a  
local substrate for the native transistors, which is normally not permitted by existing design rules. 
The l ocal s ubstrate i s t hen i mplemented us ing the de ep n -well l ayer. Having l ocal s ubstrate 
makes it p ossible t o apply d ynamic bulk bi asing t echnique to t he na tive transistor, which may 
 and it is mounted in 40 pi n dual-in-line package. The chip 
consists of two versions of the proposed design. In one version, the native transistors are laid out 
such that their bulk is connected to the general substrate. 
 
Figure 3.10. Simulated power efficiency versus input amplitude. 
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result i n r educing bod y e ffect, l eakages t hrough bul k a nd l atch-up. A  c onventional diode-
connected rectifier as well as a g ate cross-coupled topology is also fabricated for comparison in 
our experiments. 
All the main switches are surrounded by guard rings to isolate them from adjacent cells. All 
transistors ha ve s hort channel l engths ( 0.35 µ m f or nor mal de vices a nd 1.52 µ m f or na tive 
devices) t o m aximize t he s peed of  ope ration. T he c hip w as c arefully l aid out  t o ha ve a  
symmetrical s tructure min imizing p otential imb alance in  p arasitic c apacitances b etween in put 
rails (VIn+ and VIn-
To m easure t he p erformance o f t he fabricated r ectifiers, t he m easurement s etup s hown i n 
Figure 3 .12 was us ed. The r ectifiers i mplemented i n t his de sign r equire a  t ruly f loating i nput 
signal t o act  as  a full-wave r ectifier. G iven t he f act t hat s ignal generators n ormally p roduce 
outputs with reference to their outlet ground, an isolating transformer (1:1) was used to decouple 
the source output f rom the common ground of  t he out let. Experiments confirmed that th is is  a  
necessity.  
). 
 
Figure 3.11. Photomicrograph of the prototype chip. 
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Due to  s ignificant loading impact of using a  regular AC ammeter placed in series with the 
source a nd t he l oad of  the r ectifier, t he current, f lowing i nto t he r ectifier a nd out  of  i t, w as 
differentially measured across 1 Ω resistors connected in series with input and output terminals. 
A s ignal generator ( Agilent 32350A ) w as us ed t o dr ive t he pr imary coil of  t he i solating 
transformer w ith a s inusoidal s ignal. T his tr ansformer is  responsible to  transfer e nergy to  th e 
rectifier inputs. The output load consists of a 200 pF capacitor combined with a 2 kΩ resistor in 
parallel. 
Figure 3.13 shows the measured transient waveforms of input and output when the FWAR is 
operated at 1 and 10 MHz, respectively. Here, the input peak-to-peak voltage is adjusted at 2.5 V, 
 
Figure 3.12. Voltage and power measurement setup. 
 
 (a) (b) 
Figure 3.13. Input/output waveforms of FWAR operating at: (a) f=1 MHz, (b) f=10 MHz. 
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which resulted in output average voltages of 0.82 and 0.96 V and power efficiency of 87.6% and 
92.5% at 1 and 10 MHz, respectively. It can be seen, from VOut that CL exponentially recharges 
during t he no rmal r ectifier ope ration a nd di scharges i n RL
However, the proposed design is still effective in reducing the dropout voltage, even when the 
AC i nput i s l ower t han t he va lue f or dr iving one or  t wo ( depending on FWDR or  G CCR 
structures) di ode-connected M OS t ransistors. T he c ase f or l ower out put vol tage a nd pow er 
efficiency w ould get e ven w orse i f one  c onsidered us ing c onventional f ull-wave di ode br idge 
rectifiers constrained by two cascaded diodes drop (V
 at o ther t imes. U nder t he s ame t est 
conditions, other existing rectifiers produce output voltages and power efficiencies significantly 
lower t han t he F WAR. M easurement s hows t hat a t s ource f requency of  10 M Hz, t he out put 
voltage for the FWDR is 0.55 V while 0.81 V is measured at the output of the GCCR topology. 
Therefore, the other circuits become much less efficient at lower source amplitudes. 
γ
To summarize, the proposed active rectifier is feasible and was successfully implemented. It 
offers r emarkably hi gher out put vol tages a nd p ower e fficiency compared t o ot her pr oposed 
rectifier configurations when used in low voltage and high current applications. 
 = 0.7 V) in each source signal phase. The 
performance of the proposed rectifier is found to be close to the simulated results, particularly at 
the high end of the AC input source range considered (5 V peak-to-peak).  
Figure 3.14 shows the measured PCE of FWAR for different source voltages operating at f = 
10 M Hz. W e obt ained a  pe ak P CE =  79%  with a  2.2V  i nput pe ak-to-peak s inusoidal i nput 
voltage. Table 3.2 summarizes the measured power and voltage conversion efficiency values for 
 
Figure 3.14. Measured power conversion efficiency of FWAR operating at 10 MHz. 
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FWDR and GCCR compared with t he proposed topology a t f = 1  MHz and Vpp
3.6 Conclusion 
 = 2.5 V . I t i s 
obvious that FWAR has a significantly higher power and voltage conversion efficiencies among 
the compared rectifier structures. 
A full-wave active rectifier was presented. It is suitable for many applications including smart 
biomedical imp lants a nd R FID ta gs. T he s tructure d oes n ot r equire in efficient r ectification 
techniques or  c omplex c ircuit de sign. T he ne w design e mploys M OS-based s witches t hat can 
offer ve ry l ow vol tage d rop t o a chieve A C t o D C c onversion. T he r ectifier a lso us es d ynamic 
body biasing and native transistors. It is advantageous compared to conventional diodes, fully or 
partially diode-connected MOS-based structures. The highest available voltage differences in the 
structure are used to control its embedded switches, which results in lower channel resistance and 
less l eakage c urrents. T his de sign h as be en i mplemented i n a  0.18 µ m 3.3 V  T SMC C MOS 
process and s uccessfully t ested. M easurements confirm s ignificantly higher pow er and vol tage 
efficiencies compared with other rectifier topologies, particularly when the source voltage is low. 
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Chapter 4 : A DOUBLE-RESERVOIR BOOTSTRAP RECTIFIER 
 In the previous chapter, w e pr oposed a n active f ull-wave h igh-efficiency rectifier w ith a 
partially gate c ross-coupled s tructure. It u ses i nherent ch aracteristics o f t he M OS s witches t o 
replace ex plicit co mparators. T he ci ted act ive r ectifier o ffers s ignificantly h igher p ower an d 
voltage conversion r atios c ompared t o c onventional br idge a nd pa rtially gate cr oss-coupled 
passive structures. It does not require any supply voltage for its normal operation. The proposed 
rectifier h owever i s co nstrained in operating f requency a nd by t he reverse l eakage cu rrent 
through the channels of the main pass transistors. 
Passive rectifiers are an alternative to active rectifiers when operating at high frequencies and 
when complexity i s a  concern. They use p assive e lements and c ircuit t echniques t o implement 
rectification. T hey consume no qui escent c urrent a nd ha ve simpler c ircuitry. Similar to  th e 
previously p resented act ive r ectifier, t hey do not  r equire a ny extra s upply vol tage f or t heir 
internal circuit biasing specially. However, they are constrained with threshold voltage of diode-
connected MOS switches and power consumptions due  to leakages in controlling c ircuitry and 
reverse current in main pass switched. 
In this chapter, we present a n ew p assive r ectifier b ased o n a partially gate c ross-coupled 
structure where the effective threshold voltage of the rectifier is effectively reduced when it turns 
on. The bootstrapped capacitor technique which is well suited with standard CMOS processes is 
used with this structure. The proposed rectifier uses dual circuitry, including two diode-connected 
MOS t ransistors f orming dua l a uxiliary and c harging pa ths, along w ith t wo boo tstrapped 
capacitors. It achieves a significant increase in its overall power efficiency and low voltage-drop. 
Therefore, the rectifier i s good for applications with low-voltage power supplies and large load 
currents. T he r ectifier t opology do es not  r equire c omplex c ircuit de sign. T he hi ghest vol tages 
available in the circuit are used to drive the gates of selected transistors in order to reduce leakage 
current and to lower their channel on-resistance, while having high transconductance. The rectifier 
also us es d ynamic bod y bi asing i n a uxiliary pa ths. T he rectifier w as i mplemented u sing th e 
TSMC 0.18 μm CMOS standard process. The schematics- and post-layout-simulation results of 
the proposed bootstrap rectifier show consistent results. Measurements are also provided and they 
show good a greement with s imulations. T his w ork will a ppear i n IEEE t ransactions on 
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biomedical circuits and systems and is reproduced as follows.  
 
A High-Efficiency Low-Voltage CMOS Rectifier for Harvesting 
Energy in Implantable Devices 
Saeid Hashemi, Mohamad Sawan, Fellow, IEEE, and Yvon Savaria, Fellow, IEEE 
 
Abstract – We present, in this paper, a new full-wave CMOS rectifier dedicated for 
wirelessly-powered low-voltage biomedical implants. It uses bootstrapped capacitors to reduce 
the effective threshold voltage of selected MOS switches. It achieves a significant increase in its 
overall power efficiency and low voltage-drop. Therefore, the rectifier is good for applications 
with low-voltage power supplies and large load current. The rectifier topology does not require 
complex circuit design. The highest voltages available in the circuit are used to drive the gates of 
selected transistors in order to reduce leakage current and to lower their channel on-resistance, 
while having high transconductance. The proposed rectifier was fabricated using the standard 
TSMC 0.18 μm CMOS process. When connected to a sinusoidal source of 3.3 V peak amplitude, 
it allows improving the overall power efficiency by 11% compared to the best recently published 
results given by a gate cross-coupled-based structure. In addition, the proposed rectifier presents 
an average output voltage up to 210% higher than the best previously reported circuits when the 
peak amplitude of the sine source drops down to 0.8 V AC. 
Index Terms—Bootstrapping t echnique, Low-voltage d evices, P ower ef ficiency, R ectifiers, 
Bioelectronics, Implantable devices.  
4.1 Introduction 
Progresses i n m icroelectronics h ave r esulted i n miniaturized s mart m edical d evices [ 1]-[2], 
advances of radio frequency identification (RFID) tags [3]-[4], as well as several types of sensors 
and bod y s ensor ne tworks [ 5]-[7]. These d evices r equire en ergy s ources f or ca rrying o ut t heir 
intended functions. 
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Medical i mplantable devices dedicated t o ei ther sensing and t reatment purposes ar e w idely 
used to monitor and record targeted biological activities [1]-[2], [8]-[12], and/or stimulate certain 
sites of  ne ural or  m uscle t issues [ 13]-[14]. In or der t o i mprove t he e fficiency of  s ensing a nd 
treatment b y e lectrical s timulation, v arious f orms o f imp lantable d evices a re e mployed. T hese 
devices often use multi-channel sensing and stimulation through electrode arrays [13]. To support 
their operation, sufficient energy must be provided. As energy or power available to implanted 
devices i s generally l imited, e fficient pow er conversion c hains c apable of  h andling s ufficient 
power are strongly required. 
Classical powering techniques, including embedded batteries [15] and transcutaneous power 
harvesting me thods [ 1] a re relatively constrained in  te rms o f e nergy d ensity, d evice lif etime, 
potential hazards to human safety, integration, and physical size. Moreover, despite remarkable 
efforts dedicated to developing power harvesting techniques to scavenge power either from the 
environment or  f rom t he hum an bod y, t hese t echniques a re not  yet c onsidered r eliable a nd 
feasible, but research is steadily progressing [16]-[17]. Thus, procuring adequate energy to power 
electronic implants remains challenging.  
Recently reported experimental s ystems c ommonly us e i nductively c oupled l inks t o 
wirelessly deliver needed energy over short distances. This technique suffers from extremely low 
power transfer e fficiency due t o poor  e lectromagnetic c oupling, s kin a bsorption, a nd na rrow 
band-pass. 
Gate cross-coupled rectifiers have been proposed by [18]. In this topology, two diodes of the 
classical diode r ectifier ar e r eplaced b y t wo cr oss-coupled M OS t ransistors. T hey i ntroduce a  
full-wave rectifier constrained with a single threshold voltage (VTh
Another r ectifier t opology p roposed b y [ 19] i s the us e o f t he boot strapped capacitor 
technique that allowed reducing the effective threshold voltage of a diode-connected transistor to 
the di fference be tween t wo t hreshold vol tages. In t his pa per, w e p ropose a  n ew r ectifier 
configuration for medical implantable devices. It combines the gate cross-coupled configuration 
with t he boot strapped t echnique t o bui ld a  ne w r ectifier a rchitecture t hat ha s a  vol tage dr op 
smaller than the other configurations and that is capable of handling large load currents. 
) instead of two, which is the 
case for conventional bridge full-wave rectifiers. 
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The remainder o f t his p aper i ncludes, i n S ection II, t he ar chitecture an d ch aracteristics o f 
passive- and act ive-rectifier t opologies. S ection III i ntroduces a  s hort r eview on di fferent 
threshold c ancellation t echniques. S ection IV pr esents a  ne w t opology f or a f ull-wave r ectifier 
along with its circuit description. Section V presents simulation and measurement results of the 
proposed device, as well as a  comparison between different topologies followed by concluding 
remarks in Section VI. 
4.2 Rectifier Topologies and Threshold Cancellation Techniques 
Wideband power rectifiers are commonly used within the power conversion chains to convert 
an input AC signal to an unregulated DC supply using diodes. 
4.2.1 CMOS Rectifier Implementation 
In s tandard C MOS pr ocesses, t he diodes a re c ommonly r eplaced w ith di ode-tied M OS 
transistors th at a re e asier to  imp lement. H ere, t he s tructure is  s till a ffected b y th e th reshold 
voltage ( VTh
Bridge full-wave rectifiers (FWBR) are popular version of full-wave rectifiers. They offer 
higher power e fficiencies, s maller out put r ipples a nd g reater r everse br eakdown vol tages 
compared with their counterpart, the half-wave rectifiers [18]. 
) a nd i nstantaneous vol tage d rop a cross t he t ransistor-based s witches d ue t o t heir 
channel r esistances r esults i n de grading t he ove rall pow er e fficiency and r educing t he out put 
voltage. O n t he ot her h and, S chottky di odes w ith a  l ow f orward dr op a re pos sible, but  t heir 
implementation is  expensive, due to  the extra fabrication s teps that they imply as they are not 
available in standard CMOS processes [20]. It is worthy to note that with technology evolution, 
the required power to operate multi-function devices tends to grow with the application needs and 
sophistication of  t heir m odes of  ope ration. T his makes th e s tructure in creasingly in efficient in  
advanced low-voltage sub-micron processes, where the ratio of the normal supply voltage to the 
threshold voltage of MOS transistors decreases. 
The full-wave gate cross-coupled rectifier (FWGR) shown in Figure 4.1a was introduced in 
[18]. The rectifier works such that, in each signal cycle of the circuit, the threshold voltage of one 
diode-connected MOS transistor is replaced with the effective voltage drop across a MOS switch. 
The other advantage of such rectifier is to drive the gate of the said MOS transistor with a voltage 
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swing hi gher t han t hose c ommonly us ed w ith d iode-connected s tructures, w hich r educes t he 
switches’ leakage and improves their conductivity. The resulting rectifier produces higher power 
efficiency t han conventional FWBR s tructures; however, i n e ach s ource c ycle, i t us es a  s ingle 
diode-connected M OS t ransistor f or l oad c onnections a nd t hus s uffers f rom t he a ssociated 
(threshold) voltage drop. 
Full-wave f ully gate c ross-coupled r ectifiers (FWFR) a re a lso i ntroduced, w here t he 
transistors in the two main branches are cross-coupled [21]. Here, unlike the previous rectifier, all 
the main pass MOS transistors are cross-coupled as illustrated in Figure 4.1b. This circuit solves 
the problem of threshold voltage drop by diode-tied MOS transistors. However, it was shown that 
such a structure does not present good power efficiency due to flow-back current from the storage 
capacitor to the antenna, and other parasitics [22]. 
Another a pproach for i mproving pow er e fficiency o f r ectifiers r elies on a ctive c ircuit t o 
control pass transistors in place of diodes or  diode-connected transistors. Figure 4.2 depicts the 
typical conceptual structure of so-called active rectifiers. As the source is nominally a sine wave, 
one circuit of this kind is often needed for each phase (positive and negative). 
At each source cycle, a comparator regulates the conduction angle of the relevant pass device 
based on s imultaneous comparison between the information obtained from input and output. In 
this way, the conduction angles of  the MOS switches with r espect to the s inusoidal source are 
managed based on the source characteristics and load requirements. These designs are reported to 
have higher power efficiencies compared to passive topologies [23]-[26] and to generate less heat 
[27]. There are new active designs where a combination of the classical approach (as above) and 
the g ate c ross-coupled structure i s e mployed [ 28]. R ecently, a  ne w ve rsion of  t his c lass of  
VIN+
VOUT
M3
M4
VIN-
M2
M1
(a)
VIN+
VOUT
M3
M4
VIN-
M2
M1
(b)  
Figure 4.1. Schematics of full-wave rectifiers: a) gate cross-coupled, b) fully cross-coupled. 
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rectifier was introduced, which is using the inherent characteristics of selected MOS transistors as 
comparators working in the triode region, where they present very low voltage drops [29]. 
  In s pite of  t he a dvantages t hat t he a ctive c onfiguration br ings, t he i nternal s tructure of  
those circuits consumes some additional static power to operate. This can be very challenging as 
there is no r egulated power available at the s tarting point of  the rectifier. This often outweighs 
expected benefits of active rectifiers when compared to the passive structures, and it limits their 
application mostly to the circuits leveraging some alternate solution such as: an auxiliary power 
source, a l arge cap acitor t o p ower u p act ive d evices an d p eripherals [ 28] o r a s econd p arallel 
lower e fficiency rectifier for boot strap [ 30]. Another major dr awback of  many active r ectifiers 
occurs at hi gher f requencies. The pass t ransistors a re usually v ery l arge in order t o r educe the 
voltage drop and handle enough load current, and thus have significant parasitics which must be 
driven by the act ive circuitry. This requires more current at  h igher f requencies and reduces the 
power efficiency accordingly. 
4.2.2 Threshold Cancellation Techniques 
Threshold vol tage i s a  pr ocess-dependent pa rameter w hich de pends on t he c hoice of  ox ide 
and on ox ide t hickness. S ome s tandard C MOS pr ocesses of fer l ow- and m edium-threshold 
devices which could be employed to realize low-threshold designs. However, their availability is 
not generalized yet, and the implemented devices are subject to significant leakage due to higher 
channel dopi ng l eading to e xcessive pow er c onsumption a nd r eliability problems. T hus, l ow-
threshold devices are generally not good candidates to put in the main flow of current towards the 
load.  
Various c ircuit te chniques a re available to  a lleviate th e imp act o f VTh when t urning-on 
transistors using additional b iasing c ircuitries in  a  s tandard CMOS process. They of ten b enefit 
from us ing a dditional bi asing c ircuitry i n a  s tandard C MOS pr ocess i n t he f orm  of  e ither a  
bootstrap capacitor [19] or  some d ynamic techniques for gate-drain [31] or  bulk-source (body-
effect) bi asing [ 32]. With t hese t echniques, a  D C vol tage i s g enerated i n a n i dle pha se t o 
eliminate or reduce the effect of VTh in the working phase. 
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Another approach involves using a floating gate technique to regulate the threshold voltage of 
given M OS t ransistors [33]. This t echnique requires hi gh vol tage t o pr ogram t he t hreshold 
voltage during set up a nd erase phases which implies new implementation constraints. They are 
also restricted to low operating frequencies. 
 Among t he a bove cited t echniques, t he boot strapping a pproach i s t he m ost a dapted w ith 
standard C MOS i ntegrated c ircuit de sign. T his m ethod i s out lined i n t he uppe r pa rt of  F igure 
4.3a. Here, the diode-connected transistor (DCT), M5, forms an auxiliary path which provides the 
required current to charge up t he bootstrapping capacitor at start up vi a another DCT (M7). The 
charges s tored on CB1 are then s imultaneously applied to the gate o f M3, 
When the input vol tage (V
the main pass pMOS 
transistor.  
IN) i s h igher than the output vol tage (VOUT) by at least the diode 
forward-bias voltage drop (VTh5), current flows through the diode-tied transistor M5 and charges 
the output capacitor. As the output node is being charged, the voltage across the capacitor, VCAP, 
is also charged through M7. Recall that, for a given process, ignoring body-effect due to different 
bulk bi asing a nd pr ocess va riations, t he t hreshold vol tage of  t he s ame t ype t ransistors a re 
nominally the same, that i s, VTh5=VTh7
𝑉𝑂𝑈𝑇 =  𝑉𝐼𝑁 −  (|𝑉𝑇ℎ3| − |𝑉𝑇ℎ7|) 
. Therefore, the vol tage held on the capacitor i s twice as  
high as the pMOS threshold voltage below the input voltage. Considering these facts, i t can be 
shown [19] that the output voltage reaches: 
(4.1) 
where VTh3 and VTh7 are t he t hreshold vol tages of  t he m ain pa ss p MOS s witch a nd M7
From (4.1), the ef fective V
, 
respectively. 
Th of the c ircuit i s reduced compared to that of the conventional 
diode-connected pMOS structure. Therefore, with a typical MOS transistor threshold voltage, the 
use of this technique could result in increasing the output voltage range for a given input source 
voltage. This becomes increasingly significant with new deep sub-micron technologies where the 
nominal supply voltage of the integrated circuits is less than 1 V. 
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This t echnique w as a pplied t o a  This t echnique w as a pplied t o a  conventional ha lf-wave 
rectifier b uilt u sing a  v oltage-doubler ba sed s tructure [ 19]; how ever, t he s tructure failed t o 
present improved characteristics as expected. The rectifier required very large holding capacitors 
to procure miliampere-range current. This is due to its nature, which relies on pum ping charges 
from s ource t owards t he l oad. T he s tructure w as a lso s low c ompared t o ot her s tructures, as i t 
needs frequent charging and discharging of the involving capacitors. For rectifier using very large 
capacitors, e ven w ith la rge s witches, it r esults in  r elatively lo ng s ettling time s. M oreover, th e 
need f or r emarkably l arge ch arge h olding cap acitors, i n t he m icro-Farad r ange, i s ag ainst t he 
objective o f imp lementing th e r ectifier u sing s tandard in tegrated circuits. T he de sign w as a lso 
reported as being subject to significant leakage through bulk of transistors, which deteriorate the 
power efficiency. 
  
M1
M2
M3
M4
M5
M6
M7
CB1
CB2
M8
B5
B6
VIN+
VIN-
Bootstrapping Circuit
VCAP
(a)
CLRL
VOUT
 VAC
VIN+/-
VOUT
B5/6
(b)
 
Figure 4.3. Schematics of: a) the proposed full-wave rectifier, b) its 
dynamic bulk biasing circuit for diode-tied transistors of M5-6. 
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4.3 The Proposed Rectifier 
In order to improve the power conversion efficiency (PCE) and increase the output vol tage 
for a given input source amplitude, we propose a new full-wave rectifier (FWNR). It employs a 
pair of pMOS switches with very low effective threshold voltage to replace the diodes or diode-
connected pMOS transistors found in previously reported structures. 
The d esign al so b enefits f rom t he ad vantages of g ate cr oss-coupled s tructures a pplied on 
selected MOS transistors. This allows driving the gates of the nMOS transistors with a voltage 
swing l arger t han w hat would be  f ound i n conventional s tructures exploiting di ode-connected 
nMOS transistors. Hence, a higher ON/OFF current ratio can be achieved. Figure 4.3a provides 
the schematics of the proposed full-wave rectifier.  
The design uses the Dynamic Bulk Switching (DBS) technique to bias the bulk of  selected 
transistors, in order to r educe the leakage current through bulk. Small bootstrapping capacitors 
were used to reduce the effective threshold voltage of the main pass transistors and to ensure the 
rectifier holds its functionality along with significant power and voltage efficiencies over a wide 
range of source voltages. CB1-2
The m odified r ectifier o perates v ery m uch l ike t he g ate c ross-coupled r ectifier [ 18]. In t he 
input pos itive c ycle, M
 can be built using a standard CMOS process. 
3 provides t he m ain c onduction pa th f rom t he s ource t o t he l oad a nd 
charges the output reservoir, CB1. The gate cross-coupled nMOS transistor (M2) provides a low 
impedance return path for the current charging CL
Although the circuit branch (auxiliary path) that includes the diode-connected M
.  
5 is mainly 
inserted to provide a path between the input and the output nodes to charge the holding capacitor 
(CB1), s imultaneous c onduction of  M3 and M5 contributes t o t he out put c urrent. S uch di ode-
connected MOS transistor (M5) does not significantly compromise the overall power efficiency, 
due to its remarkably small size (large channel resistance) compared to the main path transistor 
(M3
 Thus, the bulk of  the load current flows through M
), which has a much larger size (to produce the desired small channel resistance). 
3, the t ransistor for which the e ffective 
threshold voltage is significantly reduced by the bootstrapping capacitor connected to its gate. In 
fact, as  only a  s mall p art of  t he l oad c urrent passes t hrough M5 in s teady s tate r egime, its  
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contribution to power losses of the rectifier remains small. The combination of M5, M7, and CB1 
provides t he bi asing that r educes t he e ffective t hreshold vol tage of  M3. In negative cycles, t he 
dual circuit (consisting of M2, M4, M6, M8, and CB2
The design should be optimized by adjusting the sizes of the transistors to operate at different 
source frequencies. This is necessary to attain adequate time constants for the charging paths of 
the bootstrapping capacitors. Various simulations demonstrate that the new rectifier topology can 
operate ov er a  w ide range of  ope rating f requencies up t o 60 M Hz pr ovided a dequate 
optimizations are performed. 
) will rectify the input voltage in the same 
manner.  
The new design i s s imple and does not  r equire complex c ircuit design t echniques. Another 
advantage of  the new design i s i ts compatibility with s tandard CMOS processes, which a llows 
implementing sufficiently large embedded capacitors. Obviously, a rectifier designed with a fixed 
size c onstraint mu st tr ade o ff th e s ize o f th e ma in s witch a nd th e area d edicated to  th e 
bootstrapping capacitors. 
The source of the pMOS transistors that are connected to the floating signal source terminals 
(M5-6) s ee t heir vol tage va ry greatly ove r t ime. T hey go a bove VOUT and be low t he g round 
voltage and, therefore, the exposed transistors could inject (leakage) currents in the substrate and 
induce l atch-up. T herefore, D BS, a s i llustrated i n F igure 4 .3b, i s e ssential [ 34]. U sing t his 
technique, the bulk of the auxiliary path transistors, M5-6, are selectively connected to the highest 
available v oltage ( either VOUT
Another advantage of this DBS configuration is eliminating the body effect on the rectifying 
pMOS transistors, where this technique is applied, thus reducing the rectifier dropout voltage and 
power di ssipation at s tart up. S ince no  s ustained c urrent pa sses t hrough DBS t ransistors w hen 
they turn on, t heir drain-source voltage is close to zero [35]. The dynamic bulk biasing circuits 
are not  s hown i n t he schematics o f F igure 4 .3a f or s implicity. It w as o bserved th at d ynamic 
biasing of  t he bul k t erminals of  t he m ain pa ss t ransistors ( M
 or i nput s ource). N ote t hat i mplementing s uch bul k bi asing 
requires locally isolated wells or substrate. In the proposed configuration, this is realized by using 
separate n-well for the pMOS devices used for biasing. 
3-4) ma y significantly reduce th e 
overall pow er efficiency. Indeed, t hey r emained off w hen t he vol tage di fference be tween t heir 
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source and gate was too low to allow conduction. Therefore, the bulk of the main pass transistors 
(M3-4) w as co nnected t o VOUT
The s ize o f th e ma in p ass tr ansistors ( M
 as it is  th e h ighest v oltage available d uring th e ma jority of th e 
rectifier operating time due to the presence of an output charge reservoir. 
1-4) w as o ptimized w ith r espect t o t he as sociated 
parasitic in o rder to handle specified load cu rrents with a s ufficiently small channel resistance. 
Considering the time  constant associated with the charging pa th of  t he b ootstrapping c apacitor 
and i n or der t o get t he be st pe rformance, i t i s ne cessary t o i nject e nough c harges i nto t he 
bootstrapping c apacitor (CB1 or CB2). T hus, t he s izes of  t ransistors M5-8 should b e s elected 
carefully. Similarly, transistors M7-8
It is of interest that some gate oxides and junctions may be subject to instantaneous voltage 
stress. Significant design efforts were invested to limit the current passing through the junctions 
and to ensure that all transistors remain in  safe operating regions. A detailed s tudy o f possible 
instantaneous voltage stress was left for future research. 
 need to be sufficiently large.  
4.4 Simulation and Measurement Results 
Power Conversion Efficiency (PCE), output average voltage, and Voltage Conversion Ratio 
(VCR) are the performance metrics commonly used to compare different rectifier structures [29].  
The p roposed rectifier w as implemented a t the circuit level using the s tandard TSMC 0.18 
µm CMOS process with 3.3 V nominal supply voltage, and then characterized with the SpectreS 
simulator in the Cadence environment. A shunt load of CL=200 pF and RL
The main paths transistors (M
=2 kΩ is considered. 
This load condition, when combined with applying a sinusoidal voltage source peak amplitude of 
5 V and frequency of 10 MHz, leads to a load current up to 2.3 mA. This load condition fits the 
requirements of an intracortical stimulator implant application developed in our laboratory.  
1-4) sizes are 20/0.35 µm with multiply factor of 50. Diode-tied 
transistors of M5/M6, which form the auxiliary paths are 1/0.35 µm, while the diode-connected 
transistors M7/M8 are implemented using 6/0.35 µm size t ransistors with multiply factor of  50.  
Small size pMOS transistors (0.50/0.35 μm) are employed to form DBS structures for dynamic 
bulk biasing of auxiliary path transistors. The size of bootstrapping capacitors (CB1-2) is selected 
as 50 pF. 
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4.4.1 Simulation results 
In t his s ection, w e compare t he s imulation r esults of  t he F WBR a nd t he F WGR [ 18] 
structures di scussed earlier w ith our  ne w p roposed F WNR. Figure 4 .4 shows t he s imulation 
results c haracterizing t he P CE va riation v ersus t he pe ak i nput a mplitude f or t hese di fferent 
structures using the same sizes for the main pass transistors (M1-4
The FWNR presents s ignificantly higher power conversion efficiency over a w ide r ange of 
input peak amplitude greater than 0.8 V . Its power efficiency is remarkably higher than that of  
the other s tructures. W ith a  3.3 V  AC source pe ak amplitude, t he new r ectifier of fers a  pow er 
efficiency up to 87%, which corresponds to an improvement by up to 11% and 47% compared to 
the F WGR a nd F WBR topologies r espectively. These i mprovements r esult f rom t he reduced 
effective threshold vol tage, which leads to lower vol tage drop across drain–source terminals o f 
the pMOS main switches (M
) and load as already stated. 
3-4) and, from the large VGS in cross-coupled nMOS transistors, M1-2
Simulated VCRs for different topologies are also illustrated in Figure 4.5. The results confirm 
that th e c ircuit ma intains its  f unctionality a s a  r ectifier e ven f or a  v ery low s ource v oltage. It 
presents vol tage conversion r atio l arger t han 7 0% f or a n AC i nput s ource w ith 0.8 V  p eak 
amplitude. This is significantly higher compared to other topologies.  
, 
which results in higher gm and lower channel on-resistance. 
Figure 4 .5 a lso reveals that f or t he F WNR s tructure, t he vol tage c onversion r atio r apidly 
reaches high values at low input source voltages, and remains the best for larger input voltages. 
 
Figure 4.4. Simulated power conversion efficiency 
versus input peak amplitude. 
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The s ignificance of  t he ne w de sign w ith r espect t o V CR c ould be  be tter vi sualized f rom a  
graph, in which the ratio of average output voltages for the FWNR and the FWGR structures is 
plotted. It was shown in [36] that the average output voltage for the FWNR is significantly higher 
than that of the FWGR, particularly for peak input voltages between 0.6 V to 2.2 V. For example, 
at 0.8 V input amplitude, the proposed FWNR produces an output voltage almost 2.1 times larger 
than the FWGR. Therefore, one may expect that the new design could be applicable to implement 
integrated rectifiers u sing n ew advanced s ub-micron C MOS t echnologies w here t he nom inal 
supply voltage is below 1 V. Based on separate simulation results, at 0.8 V  input amplitude, the 
VCR  is much larger when comparing FWNR and FWBR structures. 
An i mportant de sign c oncern c ould be  t he s ize of  boot strapping c apacitor. Integrated 
capacitors co nsume considerable area o n t he d ie w hen i mplemented u sing s tandard C MOS 
processes. Figure 4.6 shows how the PCE and VCR vary with the bootstrapping capacitor size. It 
shows that over a wide range of capacitance, the design performance in terms of PCE and VCR is 
not very dependent on the size of the embedded capacitors. The decrease in the PCE and VCR for 
bootstrapping c apacitors l arger t han 100 p F c ould be  e xplained b y t he i mpact of  s ignificant 
changes i n t he t ime co nstants o f ch arging p aths o f t he s aid cap acitors a s al ready ad dressed i n 
Section III. 
 
Figure 4.5. Simulated vol tage c onversion r atio 
versus input peak amplitude. 
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 Considering t he s ame i nput s ource a mplitude, t he r ectifier w ith l arger boot strapping 
capacitors requires longer time to attain the adequate voltage. Therefore, for a given time frame, 
depending on t he pe riod of  t he i nput s ource, the gate-to-source vol tage of t he m ain p ass 
transistors w ill b e r educed, w hich causes t hem to r epresent s maller conductance. T he results 
confirm t hat t he n ew r ectifier w orks v ery w ell w ith 5 0 p F cap acitors w hich ar e f easible w ith 
standard CMOS processes.  
4.4.2 Measurement Results  
The proposed full-wave rectifier was fabricated using a 0.18 μm 6-Metal/2-Poly TSMC 3.3V 
standard CMOS process. The die photomicrograph is provided in Figure 4.7. This chip measures 
780 μm x 780 μm and it is mounted in 40 pin dual-in-line package. Local substrates, needed for 
applying t he DBS t echnique, w ere i mplemented us ing t he de ep n -well la yer. A ll th e ma in 
switches are surrounded by guard rings to isolate them from adjacent cells. In agreement with 3.3 
V de sign r ules, a ll t ransistors ha ve channel l engths of 0.35 μm to maximize the speed of 
operation. The chip was carefully laid out to have a symmetrical structure minimizing potential 
imbalance in parasitic capacitances between the source rails (VIN+ and VIN-). Pads with electro-
static discharge (ESD) protection are used to feed the input source signal into the chip. The ESD 
supply voltages (VDD-ESD and VSS-ESD
 
) are directly accessible. 
Figure 4.6. Simulated p ower ef ficiency and v oltage 
conversion ratio versus bootstrapped capacitor size.  
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4.4.3 Measurement Setup and Test Protocol 
To measure t he p erformance o f the f abricated r ectifier, t he m easurement s etup s hown i n 
Figure 4.8 was used. The rectifier implemented in this design requires a truly floating input signal 
to act as a full-wave rectifier. A wideband RF transformer with small insertion and return losses 
was used as an interface between the signal generator and the rectifier. Note that no t erminal of 
the RF t ransformer secondary is at ground potential. This t ransformer is responsible to t ransfer 
energy to the rectifier inputs.  
 
Figure 4.8. Voltage and power measurement setup. 
 
Figure 4.7. Photomicrograph of the prototype chip; A and B 
highlight  boot strapped capacitors ( CB1-2), C  a nd D  a ddress 
main p ass t ransistors ( M1-4), a nd E  m arks t he boot strapping 
(M5-8) and dynamic bulk biasing circuitry. 
780 μm 
78
0 
μm
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The i nput vol tage t o t he rectifier i s not  r eferenced t o ground. T herefore, t he os cilloscope 
cannot be used to view both the input and the load voltages of the rectifier at the same time. On 
the other hand, simultaneous measurements are required to increase reading accuracy. A solution 
to t his pr oblem i s t o us e a n i solating t ransformer ( 1:1) t o de couple t he os cilloscope f rom t he 
common ground. This isolation helps avoiding ground loops (especially at operating frequencies 
in the mega hertz range) in the setup; it also allows referencing the output signal to voltages other 
than ground. Experiments confirmed that the use of these transformers is a necessity for proper 
operation. 
The input power to the rectifier was measured as the integral of the instantaneous product of 
the i nput vol tage b y t he i nput c urrent ove r one  pe riod of  t he s ource. The out put pow er w as 
calculated as the integral of the squared measured output voltage divided by the load resistance 
over a  pe riod. The VCR was c alculated as t he r atio of  t he average output vol tage t o t he i nput 
peak amplitude. 
The input current was calculated using the measured drop voltage across a resistor in series 
with the RF transformer. The charge holding elements present at the output comprise a 200 pF 
explicit capacitor in addition to the capacitance of the output pad, of the package parasitics and of 
the probe of the test equipment. With an input sine wave peak voltage of 3.3 V  operating at 10 
MHz, the average output voltage was measured to be 2.89 V. This measured voltage represents a 
VCR of 87% at the given frequency.  
A number of different source frequencies were applied to the laid-out rectifier that its results 
are shown in Figure 4.9. Here, the same rectifier which its elements were optimized such that the 
rectifier presents the maximum power at 10 MHz operating frequency, was used. It is of interest 
that t he p arameters p roducing m aximum p ower efficiency m ay not b e t he s ame as  t hose t hat 
produce maximum vol tage efficiency. It was noted that, as expected, higher source frequencies 
produce l arger pow er e fficiency a nd a verage out put vol tages, w hich t he l ater r esults i n l arger 
VCRs. Figure 4.10 illustrates the measured and the post-layout simulated VCRs for the same no-
load condition (except parasitics associated with probe and pads) at 10 MHz source frequency. At 
1.0 V, 1.8 V , and 3.3 V  AC peak input amplitudes, voltage conversion ratios of 70%, 80%, and 
87% are obtained. 
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The deviation of the measured results compared to post-layout simulations can be explained 
by t he i mpacts o f t wo p henomena; 1 ) t he charge sharing b etween t he bootstrapping capacitors 
and the p arasitic capacitances, and 2)  t he l eakage to t he bulk of t he main pass t ransistors. For 
applications w ith hi gh operating f requency, a s e ncountered i n bi omedical i mplants, pa rasitic 
capacitors a ssociated w ith M OS t erminals a nd interconnections s hould be  c onsidered. M any 
parasitics i n t he pr oposed c ircuit cannot be  modeled a s c apacitors i n pa rallel w ith t he 
bootstrapping capacitors. D epending on t heir r epresentations, t hey might c ontribute i n f urther 
charge accumulation producing more efficient bootstrapping or  in charge sharing degrading the 
efficiency of the said technique. 
Nevertheless, f rom the observation of  the results presented in Figure 4 .6, one may consider 
 
Figure 4.9. Simulated frequency response of the proposed rectifier. 
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Figure 4.10. Measured voltage conversion ratio of the proposed full-
wave rectifier versus input amplitude operating at f=10 MHz. 
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the charge sharing effect to be less affecting the VCR of the circuit than the leakages current, and 
hence ignore it. This is not particularly true due to lack of accurate simulation models to emulate 
the representation of the parasitics and to predict their impact on the performance of the rectifier. 
It is  o f in terest th at le akage t hrough bul k t o t he r ectifier out put contributes i n l oad c urrent. 
Depending on t he por tion of  t he l oad c urrent pa ssing t hrough t he s ource-to-n w ell j unction, 
which is connected to output node, the rectifier efficiency varies. 
In the measurements, parasitic capacitances consist of the parasitics associated with the gate 
of the extremely large main pass pMOS transistors (M1-4
Figure 4 .11 de picts t he measured pow er e fficiency v ersus i nput a mplitude f or t he r ectifier 
with a 2 kΩ load resistance shunting a 200pF capacitance, at source frequency of 10  MHz. The 
overall power efficiency is measured to be 37%, 71%, and 80% at 0.8 V, 1.8 V, and 2.7 V peak 
input source amplitudes. 
), the large interconnection metal strips, 
and the significant parasitics capacitances associated with the output pads and oscilloscope probe. 
In f act, t he o ccurred charge s haring m ay result i n w asted charges, w hich r educes t he o utput 
voltage. The results are more affected at low voltages, where the threshold reduction technique is 
less effective due to slow switching. However, the measured results are significantly better than 
that of the other topologies. 
Here, the difference between the results obtained from simulations and measurements could 
be explained by the fact that significant leakage currents flow through the bulk of the main pass 
pMOS transistors (M1-4
 
Figure 4.11. Measured power conversion efficiency of 
the proposed full-wave rectifier operating at f=10 MHz. 
) considering the fixed biasing of the bulk when the source is floating. In 
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the pr oposed r ectifier, t he bul k of  M1-2 is c onnected t o t he ground w hile t he bul k of  M3-4 is 
connected to VOut. Therefore, depending on the load and floating source conditions, there will be 
time intervals when the parasitic vertical diodes, formed between n-well and substrate of the said 
pMOS t ransistors, be come f orward bi ased, which l eads t o s ignificant l eakage current to  th eir 
substrate. T hus, pr otecting t he m ain pM OS t ransistors a gainst t he bul k-to-substrate l eakage i s 
crucial. This could be done using the DBS technique as explained for auxiliary paths transistors, 
M6-7
Moreover, t he circuit e mploys p ads w ith E SD p rotection imp lemented u sing th e v ertical 
parasitic di odes f ormed between di ffusion, n -well a nd s ubstrate.  H ere, p-diodes a re us ed f or 
directing the input spikes towards the V
. However, i t was found that applying the said technique does not improve the efficiencies 
due t o ve ry s hort t ime i ntervals w hen t he g ate-to-source vol tage of  D BS t ransistors i s no t 
sufficient to form their channels, a necessary condition for the main pass transistors to operate. 
DD-ESD ring and n-diodes are used for suppressing them 
using the VSS-ESD
Considering the fact that there are 6 pads used for accessing the rectifier, the leakage current 
through these diodes can be calculated to be 2.4 μA, 4.8 μA and 7.8 μA respectively. Assuming 
that normal operation o f the rectifier involves all those parasitic d iodes t o be  reversely bi ased, 
there are cases where all this leakage occurs simultaneously, leading to a leakage of 15 μA. At a 
low input voltage, and considering the charge sharing phenomenon as explained in the analysis of 
the r esults in  F igure 4 .10, t his l eakage m ay c onstitute m ore t han 10 % of  t he t otal pow er 
consumption of  t he r ectifier. Thus, us ing pr oper bi asing for t he bul k of  t he m ain pM OS 
transistors a nd us ing pr obe c onnections on di e instead of  p ads, m ay make m easurements a nd 
post-layout simulation results more consistent. 
 ring. In our implementation, there are two parallel p-diodes and two parallel n-
diodes used for such protection. The p-diode, n-diode, and n-well diode are respectively subject 
to a 200 nA, 400 nA, and 650 nA reverse bias current.  
Based on a separate observation, measurements confirm that the power efficiency decreases 
with t he l oad c urrent. T his m ay b e due  t o a n i ncrease of  t he pow er consumption w ithin t he 
channel of the main pass and auxiliary paths transistors, as well as the leakage current from the 
source to the bulk of the main pass transistors. Recall that these leakages contribute to the load 
current when VIN is higher than VOUT. Table 4.1 summarizes the results obtained from the post-
layout simulation and the measurements for a load of 2 kΩ in shunt with a 200 pF capacitance. 
94 
 
 
Unfortunately, the existing differences in terms of process and feature sizes, prevents us to be 
able to compare all reported characteristics of the state-of-the-art rectifiers. However, among the 
designs using standard CMOS processes with given feature size, for the same source amplitudes 
as reported in Table 4.1, the result of the comparison, as stated in Table 4.2, confirms that, the 
proposed rectifier topology generates the best output voltage and power efficiency compared to 
other reported results particularly when operating from low source voltages.  
The ad vanced r ectifiers r arely provide l arge l oad cu rrents, w hich i s the cas e f or m ost 
biomedical implantable devices. The proposed rectifier and the gate cross-coupled rectifier, even 
with elements implemented using sub-micron CMOS integrated circuits, are capable of handling 
significant load currents, as large as a few mA. However, the gate cross-coupled topology uses a 
Table 4.2. Comparison with most advanced rectifier characteristics 
Rectifier 
Topology 
Process  
Source 
Amplitude 
(V) 
Output 
Voltage 
(V) 
Power 
Efficiency 
(%) 
Load  
(kΩ) 
Gate Cross-Coupled 
[18] 
BiCMOS 
1.50 μm 
9.0 6.54 - 1 
VTH Reduction 
[19] 
CMOS 
0.25  μm 
2.5 0.9 55 20 
Self VTH Cancelation 
[37] 
CMOS 
0.18  μm 
1.8 - 32 10 
This Work 
CMOS 
0.18 μm   
0.8 0.3 37 
2 1.8 1.2 71 
2.7 2.0 80 
 
Table 4.1. Post-layout and measurement results. 
Metrics Post-Layout 
Simulations 
Measurements 
Source peak Amplitude 
(V) 
0.8 1.8 2.7 0.8 1.8 2.7 
Power Efficiency 
(%) 
69 83 86 37 71 80 
Average Output Voltage 
(V) 
0.5 1.5 2.3 0.3 1.2 2.0 
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BiCMOS pr ocess, with significantly l onger f eature s ize c ompared t o t he s tandard de ep s ub-
micron CMOS process used in fabricating the proposed rectifier.  
Remember t hat charge-pump-based ( voltage d oubler) r ectifiers r ealized u sing s mall ch arge 
reservoirs do not  m aintain l arge c harges and, therefore, f ail t o pr ovide s ignificant c urrent. 
Simulation-based r esults of  i mplementing t he gate c ross-coupled s tructure i n de ep s ub-micron 
technologies confirm that the resulting rectifier is not power and voltage efficient at low source 
voltages. Other advanced rectifiers implemented in smaller feature s izes (except the rectifier in 
[37]) provide neither large load currents, nor present high power efficiencies. Some of them [19] 
require l arge o ff-chip c apacitors in  th e mic ro-Farad r ange w hich ma kes th eir imp lementation 
unfeasible in advanced integrated circuit processes. Measurements reported in [37] also confirm 
that the said rectifier is  not a  good candidate for implementing rectifiers with high voltage and 
power efficiencies when using low source voltages. 
The s tated r esults f or vol tage c onversion r atios c ould be  e xplained a s t he r esult of  l eakage 
through bulk terminals of the main pass transistors and of the flow-back current from output node 
toward the source when the output voltage is larger than the inputs. Charge sharing between the 
bootstrapping capacitor and the parasitic capacitances associated with the gate of the main pMOS 
pass d evices m ay c aused r esult d erivation.  T he l eakage currents d ue to u se o f l arge E SD 
protection diodes and the parasitics associated with the interconnections could also be considered 
as other potential reasons for the drift in simulation and measurements.  
As a g eneral design practice, the reported implementation uses ESD (electrostatic discharge) 
protected pads. The full impact of  this design choice was fully appreciated when the prototype 
circuit was experimentally t ested. Even though dedicated VSS and VDD
From power efficiency standpoint, the measured results are in agreement with simulations if 
the proper bulk biasing technique is employed to bias the bulk of the pMOS main transistors and 
the leakage through large ESD protection diodes is mitigated.  
 pads that can be  t ied to 
suitable voltage allow mitigating this effect in our prototype, we noticed that leakage paths to the 
substrate can  b e a ctivated. E SD p rotection w ith this cl ass o f ci rcuit c an become a  ch allenging 
issue that was left for future research.  
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It was also noted that for peak voltages higher than 1.8V, the power efficiency is significantly 
reduced. It is conjectured that the main pass transistors have significant leakage currents resulting 
from vol tage s tress. Table 4.2 presents t he co mparison b etween t he measured ch aracteristics 
obtained from the proposed rectifier and the most advanced full-wave rectifiers described in the 
literature. Note that the performance of respective circuits is quoted for different load conditions 
and processes.  
4.5 Conclusions 
A full-wave integrated rectifier was presented. It is suitable for many applications including 
smart biomedical implants and RFID tags. The structure does not require complex circuit design. 
The n ew d esign em ploys M OS-based gate cr oss-coupled nM OS s witches a long w ith pM OS 
switches e quipped w ith r educed effective t hreshold vol tage t echnique to a chieve A C t o D C 
conversion. T he s imultaneous a pplication of  a  cross-coupled s tructure a nd t hreshold r eduction 
techniques can result in very low voltage drop across the MOS switches. The rectifier also uses 
dynamic body biasing in auxiliary paths. This design has been fabricated using the standard 0.18 
µm 3.3 V  T SMC C MOS pr ocess. T he s chematic a nd pos t-layout s imulations c onfirm 
significantly hi gher pow er and vol tage efficiencies of  t he proposed rectifier compared to other 
advanced rectifier structures. The measurements also confirm that the proposed rectifier provides 
a higher voltage conversion ratio than previously reported designs. It also confirms that the use of 
the proposed rectifier is advantageous, particularly when the power supply source voltage is low.  
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Chapter 5 : LOW-AREA BOOTSTRAP RECTIFIERS 
The boot strap pa ssive r ectifiers us e t he boot strapped c apacitor t echnique t o alleviate th e 
effective t hreshold vol tage of  m ain pa ss M OS t ransistors w hen t hey conduct. U sing t his 
technique, t he effective threshold vot lage of  t he m ain  pM OS t ransitors a re replaced w ith t he 
difference between two threshold voltages of the MOS transitors used in the main and charging 
path. The p reviously pr esented boos trap rectifier used dua l c ircuity forming auxiliary charging 
paths and bootstrapped capacitors.  
An improved version of the double-reservoir bootstrap rectifier with short auxiliary paths is 
presented in this chapter, where the auxiliary paths are implemented using parasitic P-N junction 
diodes of main pass pMOS transistors. The design still suffers from the flow-back current from 
load towards the source. This can occur in some particular source and load conditions and if not 
mitigated, it degrades power efficiency.  
Different ve rsions of  f low-back current f ree d ouble-reservoir b ootstrap re ctifiers are also 
proposed. In a  f irst ve rsion, a  dua l c ontrol s cheme i s us ed t o d ynamically c onnect t he 
bootstrapped capaciotrs to the gate of each pMOS main pass transisotr. A second version of the 
flow-back free double-reservoir bootstrap rectifier uses a diode with  r everse polarity in parallel 
with the charging diode-connected transistors to force the voltages of the  bootstrapped capacitors 
to c losely t rack th e o utput v oltage. T he d iode w as imp lemented u sing p arasitic b ulk-substrate 
junction diode of charging paths transistors. The simulation results show that the proposed bulk 
biasing techniques significanlty increase the power efficiency of the rectifiers. 
This chapter also covers the desinng and implementation of a new full-wave rectifier based 
on bootstrapped capacitor t echnique which uses a s ingle small bootstrapped capacitor a long i ts 
charging paths to reducing the effective threshold of main path MOS transisotrs in each source 
cycles. Yet, it uses the partially gate cross-coupled structure to have faster settling time and lower 
switch r esistances. T he proposed s ingle-reservoir b ootstrap re ctifier functions v ery w ell w ith 
asymettrical in puts. The proposed r ectifiers w ere i mplemented an d l aid-out us ing the  TSMC 
0.18 μm CMOS standard process. The s ingle-reservoir r ectifier a lso s aves a lmost 7 0% s ilicon 
area saving compared to previusly proposed double-reservoir structures. The experimental results 
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Low-Area and Flow-Back Current Free CMOS Integrated Rectifiers 
for Power Scavenging Devices 
Saeid Hashemi, Mohamad Sawan, Fellow, IEEE, and Yvon Savaria, Fellow, IEEE 
 
Abstract- This paper presents advanced topologies for full-wave CMOS rectifiers. They use 
bootstrapped capacitors to reduce the effective threshold voltage of selected MOS switches in the 
positive and negative input source cycles. The new double-reservoir rectifier (DRR) employs 
separate charge reservoirs, while the single-reservoir rectifier (SRR) also proposed in this paper 
uses a single capacitor. The DRR uses new control schemes to reduce the flow-back current from 
the load to the source. It also presents an efficient solution to the problem associated with bulk 
biasing of transistors exposed to varying voltages. The proposed topology also removes the need 
for auxiliary paths to charge bootstrapped capacitors at start-up. The SRR topology uses a 
simple control. Both topologies present significant increases in power efficiency and reduction in 
voltage drops. The proposed rectifiers were implemented and laid-out using a standard TSMC 
0.18 μm CMOS process and then characterized with the SpectreS simulator. The post-layout-
based simulation results were found to be in good agreement with measurements on the 
implemented devices. The improved DRR presents 14% and 20% increase in power efficiency for 
input peak voltage of 0.8 V and 1 V, respectively. The SRR saves almost 70% area compared to a 
previously reported DRR structure. For a source peak amplitude of 1.8 V, the SRR presents 8% 
and 18% increase in power and voltage conversion efficiencies respectively, compared to the 
previous version. The measurements show that the new rectifier presents significantly higher 
performance with AC source amplitudes of less than 1 V peak. 
Index Terms— Rectifiers, B ootstrapping t echnique, T hreshold c ancellation, B iomedical 
implants, Power harvesting. 
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5.1 Introduction 
Advances in wireless communications have led to the development of low-voltage and low-
power i ntegrated c ircuits. T hey are n ecessary f or s upporting t he f unctionality a nd m eeting t he 
desired performances of embedded electronic systems, such as wireless sensors networks [1-3], 
radio f requency i dentification ( RFID) ta gs [ 4-5], a nd s mart bi omedical d evices [ 6-7]. Various 
powering techniques including embedded batteries and transcutaneous transmission are relatively 
constrained i n t erms of  e nergy de nsity, de vice l ifetime, pot ential ha zards t o hum an s afety, 
integration, and required space. Thus, providing adequate energy to power up electronic implants 
remains challenging.  
On t he ot her ha nd, e nergy ha rvesting t echniques a re pr ocesses b y w hich e nergy r eadily 
available f rom t he e nvironment ( including t he h uman bod y) i s ha rvested a nd c onverted i nto 
usable electrical energy. Remarkable efforts dedicated to developing these techniques reveal that 
they can be inexpensive, highly compatible with electronics, and capable of procuring fairly high 
power l evels. On the ot her hand, t hese t echniques a re not  yet considered reliable and feasible, 
although research is steadily progressing [8-9]. 
Several types o f w ireless s ystems benefit f rom inductive l inks t o e xtract pow er f rom t he 
signal received by an antenna [10-11]. In this case, a radio frequency (RF) signal is commonly 
used to t ransmit data and t ransfer the energy required for carrying the intended functions. This 
technique i s more c onvenient a nd advantageous c ompared t o w ired [6] and b attery-based 
architectures [12]. T his is p articularly tr ue f or biomedical imp lants where h uman s afety and 
convenience are involved and system autonomy is a bottleneck.  
In a wirelessly-powered structure, a rectifier is required to convert an input AC signal to an 
unregulated DC voltage. Therefore, its power efficiency significantly affects the performance and 
characteristics of the power conversion chain. Conventional full-wave rectifiers such as bridges 
and gate cross-coupled s tructures [13-14] fail to present h igh efficiencies when operating from 
low voltage alternating current (AC) sources, typically used with advanced sub-micron processes. 
Indeed, their output voltage is constrained by the forward-bias drop of one or two diodes in each 
input cycle. Some rectifier configurations allow replacing diodes with MOS transistors acting in 
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their t riode r egion, w here t hey p resent vol tage dr ops l ower t han a  di ode [ 15]. T heir power 
efficiency can be greatly improved at the expense of extra layout efforts and/or use of complex 
control schemes. 
Recently, the authors proposed a circuit using the bootstrapped capacitors technique to reduce 
the effective t hreshold voltage of  a di ode-tied MOS t ransistor t o t he d ifference between two 
threshold voltages [16-17]. It significantly improves the output voltage and the power efficiency.  
In this paper, circuit techniques are proposed to overcome the flow-back current from load to 
source during t ime intervals when the input voltage gets smaller than the voltage on t he output 
node. A new rectifier structure that removes the need for auxiliary paths responsible for charging 
the bootstrapped capacitors is then proposed. We also propose a new rectifier configuration that 
combines the bootstrapped capacitor technique along with an improved control scheme to derive 
a new high-efficiency low-voltage rectifier, employing a single charge reservoir, which is highly 
efficient in terms of silicon area.    
The remainder of this paper includes, in Section II, a brief description of the characteristics of 
the bootstrapped capacitor-based r ectifiers. Section II I includes t he analysis o f t he rectifier 
auxiliary p aths, t he c onditions t hat c ause f low-back c urrents, a nd p rovides c ircuit s olutions t o 
remove t hem. S ection IV introduces a n ew topology for low-area rectifiers based on t he 
bootstrapped c apacitor t echnique along w ith c ircuit d escription and ch aracteristics. S ection V  
provides concluding remarks. 
5.2 Bootstrapped-Capacitor Based Rectifiers 
There are various circuit techniques to alleviate the impact of threshold voltage, VTh, of MOS 
transistors. T hey be nefit e ither f rom d ynamic techniques f or gate-drain [18] or  bul k-source 
(body-effect) biasing [19]. These techniques commonly benefit from a DC voltage generated in 
an i dle phase t o r educe the ef fect o f VTh of MOS t ransistors in t he active phase. Applying the 
floating gate technique is also reported as a means to program the threshold voltage of the given 
MOS t ransistor dur ing setup a nd e rase pha ses [ 20]. H owever, t his t echnique r equires hi gh-
voltages, which implies additional implementation constraints. The l eakage o f i nduced charges 
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on the floating gate via the oxide layer also subjects the design to long term reliability problems. 
The l atter t echnique i s a lso r estricted t o l ow ope rating frequencies. A nother t echnique 
accomplishes threshold cancellation by using bootstrapped capacitors [21]. Using this technique, 
the effective threshold voltage of a diode-connected MOS transistor is reduced to the difference 
between two threshold voltages. Among currently known techniques, this is the best suited with 
advanced standard CMOS processes, where implementing integrated capacitors is feasible. This 
technique was employed to implement a high efficiency full-wave rectifier as illustrated in Figure 
5.1a [17] that presents the schematics of the double-reservoir rectifier (DRR) with its previously 
reported boot strapped p MOS s etup ( Figure 5.1b) cal led D RR-1 i n t his pa per. The dua l of  t his 
bootstrapping c ircuit i s us ed i n t he s ame m anner f or ne gative s ource cycles. This d ual c ircuit 
links t he o ther i nput s ource r ail, VIN-, t he s econd boot strapped c apacitor, CB2
It was s hown t hat w ith a  t ypical M OS t ransistor, w ith r egular t hreshold vol tage, t he 
, a nd t he ou tput 
node. 
(a)
 
M1
M2
VOUT
 +VIN
--
Bootstrapped 
PMOS
Bootstrapped 
PMOS
 
M3 M7
CB1
VOUT
M5
VCAP-1
 
VIN+
(b)
M3 M7
CB1
VOUT
VCAP-1
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Figure 5.1. Schematics o f: a)  t he d ouble-reservoir re ctifier: b ) i ts 
original boot strapped pM OS setup ( DRR-1) [ 17], c ) i ts r evised 
bootstrapped pMOS setup with short-auxiliary paths (DRR-2). 
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simultaneous application of the cross-coupled structure and threshold reduction technique results 
in a  ve ry low vol tage dr op across t he pMOS switches, M3-4
5.2.1 Short Auxiliary Paths  
. This l eads to s ignificantly hi gher 
power a nd vol tage efficiencies c ompared w ith c onventional br idge a nd g ate cross-coupled 
rectifier to pologies. T his b ecomes in creasingly s ignificant w ith c urrent de ep s ub-micron 
technologies where the nominal voltage is less than 1 V.  
Within the original DRR structure (DRR-1), as shown in Figure 5.1b, there are transistors for 
which the source and drain terminals are subject to  s ignificant voltage variations. For instance, 
the pMOS transistors located in the main (M3), the auxiliary (M5), and charging (M7
The authors have proposed using a dynamic bulk switching (DBS) technique to bias the bulk 
of the selected transistors [14,22]. Using this technique, the bulk of the exposed pMOS transistors 
are selectively connected to the highest available voltage that can be observed at their drain and 
source terminals. This DBS technique also eliminates the body effect on the selected transistors. 
Implementing s uch bul k bi asing imp lies a n a dditional e ffort a t th e la yout le vel a s it r equires 
locally isolated wells or substrate. 
) paths are in 
that s ituation.  T herefore, providing adequate bi asing f or t he bulk of  t he exposed t ransistors i s 
essential as these transistors may inject (leakage) current into the substrate and induce latch-up. 
This t echnique w as or iginally a pplied on a ll p MOS t ransistors i n t he main, a uxiliary, a nd 
charging paths (DRR-1). These circuits are not shown in Figure 5.1b for simplicity. However, we 
recently demonstrated that the use of the DBS technique is not beneficial if applied to the bulk of 
the main pass switches, as they significantly degrade the power efficiency of the rectifier [17].  
On t he ot her ha nd, t he DRR-1 i ncludes c ircuit branches ( auxiliary path) f or pos itive i nput 
cycles. T hese pa ths a llow c harging t he hol ding c apacitors ( for i nstance CB1
Here, we propose to employ a so-called short auxiliary path as it employs the parasitic diode 
formed at the junction of a diffusion island and the bulk of the main pass switches. It acts as an 
) an d t hey are 
essential w hen t here i s no ot her m eans of  h arvesting pow er w ithin t he de sign, especially a t 
startup [14,22].  
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auxiliary pa th, p roviding p roper bi as t o t he m ain s witches ( see DRR-2 i n F igure 5.1c). It i s 
implemented by connecting the bulk terminal of the main pass transistors to VOUT. Therefore, the 
proposed setup simultaneously serves as bulk biasing of the main pass switches, while providing 
auxiliary p aths f rom input t o t he hol ding c apacitor. N ote t hat t he out put node  m aintains t he 
highest voltage available in the circuit during the greater part of the rectifier operating time. Note 
also t hat t he pM OS t ransistor bul k i n t he c harging p aths, M7, is  s till b iased u sing t he DBS 
technique [17]. The same is true of M8
The pr obability of  l atch-up i s a lso r educed b y considering c onservative a pproaches a t t he 
layout le vel. T his imp lies imp lementing th e la rge tr ansistors f ar e nough f rom e ach ot her, and 
employing i solated ( local) s ubstrates f or nM OS transistors f or w hich t he bul k i s c onnected t o 
voltages other than the ground.  
, the dual transistor not shown in Figure 5.1c. 
Transistor sizes of typical designs based on the various considered topologies optimized for a 
Table 5.1. Circuit parameters for rectifier topologies. 
Circuit 
Element 
Rectifier Topology 
DRR-1 DRR-2 DRR-3 DRR-4 SRR 
M1-4 (µm) 1000/0.35 1000/0.35 1000/0.35 1000/0.35 1000/0.35 
M5-6 (µm) 1.0/0.35 N/A N/A N/A 1.0/0.35 
M7 (µm) 50/035 50/035 50/0.35 50/0.35 50/0.35 
M8 (µm) 50/035 50/035 50/035 50/035 N/A 
MDBS (µm) 0.50/0.35 0.50/0.35 0.35/0.35 N/A N/A 
Ma (µm) N/A N/A 7.35/0.35 N/A N/A 
Mb (µm) N/A N/A 10.35/0.35 N/A N/A 
Mc (µm) N/A N/A 7.5/0.35 N/A N/A 
M8-11 (µm) N/A N/A N/A N/A 0.35/0.35 
M12-13 (µm) N/A N/A N/A N/A 10/1.5 
CB-1/2 (pF) 2 × 50 2 × 50 2 × 50 2 × 50 1 × 6 
CL (pF) 200 200 200 200 200 
RL (kΩ) 2 2 2 2 2 
VIN-Peak (V) 3.3 3.3 3.3 3.3 3.3 
fIN (MHz) 10 10 10 10 10 
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shunt RC load and a sine wave source capable of providing up t o 1.5 m A are reported in Table 
5.1. Such a current was found to be necessary for driving up t o 16 c hannels of an intra-cortical 
stimulator being implemented in the Polystim neurotechnologies laboratory [23]. Figure 5.2 plots 
the results of schematics-based simulations for power conversion efficiency (PCE) versus input 
peak a mplitude of  D RR s tructures. It s hows t hat t he pr oposed D RR-2 pr esents s ignificantly 
higher power efficiency than the DRR-1. 
For instance, for input peak vol tage of  1-V, DRR-2 gives 9% higher power efficiency than 
the D RR-1, w ith th e s ame c ircuit elements. T his imp rovement in creases s ignificantly to  o ver 
35% for higher input peak amplitudes. Based on other circuit simulation results, very similar to 
 
Figure 5.2. Simulated power efficiency versus input 
peak amplitude for the DRR-1 and DRR-2 structures. 
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Figure 5.3. Simulated voltage conversion ratio versus input 
peak amplitude for the DRR-1 and DRR-2 structures. 
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Figure 5.2 in s hape, i t i s obs erved t hat t he D RR-2 s tructure also pr esents s ignificantly hi gher 
voltage conversion ratios (VCR) compared to DRR-1. It was also observed that the settling time 
of t he D RR-2 c ircuit is  shorter th an th at th e D RR-1. T his i s due  t o ve ry l arge s ize t ransistors 
which are used to implement the main switches and therefore, the associated parasitic diodes are 
larger, w hich al lows l arger cu rrent. A s a result t he b ootstrapped cap acitors ar e charged f aster. 
Figure 5.3 plots the voltage conversion ratios for the DRR-1 and the DRR-2 structures. It shows 
that the DDR-2 structure presents significantly higher VCR for different input peak amplitudes. 
For instance, with a 1-V source peak amplitude, the DRR-2 structure offers VCR improvement of 
7%. This ratio also increases significantly up to 25% for higher input source amplitudes. 
5.3 Flow-Back Current Free Rectifiers 
Different f actors m ay i mpose t he va lue of  i nput and out put vol tages. T he i nput s inusoidal 
voltage va ries ove r t ime a bove a nd be low t he out put vol tage pe riodically. F or a  w irelessly-
powered device using inductive link, apart from the periodic amplitude variations, there are also 
time intervals, when, for a  g iven input source a mplitude, t he i nduced vol tage i n t he secondary 
coil a bruptly c hanges. T his ha ppens not ably du e t o c hanges i n di stance and or ientation o f t he 
primary and secondary coils with respect to each other. These changes result in output vol tage 
variations, w hich pr ovoke out put r ipples de pending on t he out put hol ding c apacitor, l oad 
condition, and leakage currents.  
Therefore, during normal operation of the previously presented DRR circuits, there are time 
intervals when the input voltage gets smaller than the output voltage. Indeed, when VIN<VOUT and 
VCAP is at least one threshold voltage below the output voltage, the current flow in the main pass 
pMOS t ransistors ( M3-4) r everses. T he va lue of  this c urrent de pends on the vol tage di fference 
between the output node and the input source, and on t he size and gate-to-source voltage of the 
main pass transistors. However, for design used in variable source and load conditions, this flow-
back current may significantly degrade the performance of the rectifier from a power efficiency 
stand point. We propose different solutions to this problem in the following sections. 
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5.3.1 Control Scheme to Limit Flow-Back Current 
Figure 5 .4 s hows a  c ircuit t hat w e pr opose t o r educe t he f low-back cu rrent. It em ploys a  
dedicated control scheme which is configured within the previously presented DRR-2 s tructure 
(DRR-3). In f act, e ach main pa ss t ransistor, f or i nstance M3, i s e quipped w ith t he pr oposed 
control circuit. During each input cycle, this circuit continuously compares the input and output 
voltages and connects VCAP-1 to the gate of the main pass switch, M3, when the proper conditions 
are met. For the source positive cycles, t ransistors Ma and Mb evaluate t he d ifference between 
VIN+ and VOUT as shown in Figure 5.4. If the voltage of the positive terminal of the input source is 
larger t han VOUT, a t l east b y a t hreshold vol tage, Mb conducts a nd br ings VIN+ (neglecting its  
source-to-drain d rop vol tage) t o t he gate of  t ransistor Mc. T his t ransistor t hen checks i f t he 
condition VIN+>VCAP-1 is valid. Simultaneous conduction of Mb and Mc provides a path from the 
bootstrapped capacitor CB1 connected to VCAP-1, to the gate of main pass MOS transistor, M3 (see 
Figure 5.4). Thus, it eventually leads to a charge transfer from the input source toward the load 
only when the input voltage is greater than the output voltage, and it blocks the reverse leakage 
current that could otherwise flow via M3
When V
 in other conditions. 
IN+<VOUT, at least by a threshold voltage, transistor Ma conducts and forces M3 off. 
Therefore, n o fl ow-back c urrent, i gnoring l eakages, c ould p ass t hrough M3. T he du al of  t his 
control circuit must be used in the same manner between the other bootstrapped capacitor, CB2, 
and the gate o f t he other main pass t ransistor, M4
VOUTM3
Ma
Mc
VCAP-1
VIN+
Mb
, t o cancel t he f low-back cu rrent i n negative 
 
Figure 5.4. Schematic of control scheme for positive cycles. 
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source c ycles. T he s ize of Mb, Mc, and Ma, as reported i n Table 5.1 , w ere c hosen i n or der t o 
optimize power efficiency. The efficiency of the proposed technique could be compromised if a 
reverse leakage current is allowed to flow when the difference between the input rail voltages and 
the output voltage does not exceed the threshold voltage of either Ma or Mb. This effect could be 
mitigated if low-threshold transistors are employed. Mc
Figure 5.5 plots the power efficiencies of three DRR circuits in the same chart for different 
load resistances. It shows that the DRR-3 maintains higher power efficiency over a wide range of 
output resistance, which is not the case for the other two DRR structures. It also reveals that the 
proposed r ectifier (DRR-3), i n which the control s cheme for r educing the f low-back current i s 
inserted, ha s s ignificantly larger pow er e fficiency t han t he ot her considered t opologies. T he 
improved efficiency is more obvious with larger load resistances. From separate s imulations, i t 
was found that the voltage conversion ratio of the DRR-3 circuit also maintains its value over the 
same load resistance range.  
 switches are selected from low-threshold 
transistors.  
In fact, for a given input peak amplitude and holding capacitor size, as the load resistance is 
increased, the output voltage variation (ripples) is reduced. Therefore, for larger load resistances, 
there i s m ore oppor tunity for f low-back cu rrents t o o ccur. T herefore, t he r ectifier d esigned t o 
limit such phenomenon (DRR-3) shows significantly higher power efficiencies, compared to the 
DRR-1 topology. The DRR-3 rectifier, in agreement with our  expectations, maintains a  power 
 
Figure 5.5. Simulated power efficiency versus load 
resistance for three considered DRR structures. 
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efficiency as high as the DRR-2 topology with source peak voltages smaller than 1.0 V.  
However, f or i nput pe ak vol tages l arger t han 1.0  V , c ompared t o a r ectifier f or w hich t he 
circuit el ements ar e o ptimized f or t he e xact s ource an d l oad p arameters, t he o verall p ower 
efficiency i s s lightly de graded. T his i s due  t o an i ndirect pa th t hat i s f ormed be tween t he 
bootstrapped c apacitors and t he gate of  t he m ain pa ss s witches. Indeed, f or di fferent i nput 
amplitudes, there are time intervals when source-to-gate voltage of Mc
5.3.2 Close-Track Scheme for Flow-Back Current Reduction 
 is too small to force it into 
the c onduction r egion. T his m akes t he a pplied boot strapping t echnique l ess e ffective, w hich 
eventually leads the rectifier to present lower power and voltage efficiencies. 
In the basic DRR-1 design of Figure 5.1b, the drain and gate of the pMOS charging transistor 
for boot strapping c apacitors, M7, a re t ied t ogether t o form a  di ode. This w as essential, as 
explained i n [ 17], t o make t he boot strapping t echnique e fficient i n r educing t he effective 
threshold voltage of the main pass pMOS transistors, M3. In fact, the DRR-1 circuit works in a 
way t hat, except f or s tart up a nd i gnoring t he s mall vol tage c hanges due  t o l eakages, t he 
bootstrapped c apacitors, CB1, m aintain t heir i nduced vol tage, VCAP-1. However, t he out put 
voltage, VOUT, may vary over t ime due  to change in the input peak vol tage o r load conditions. 
This c auses t he bul k of  t he c harging t ransistors t o l eak i nto t he s ubstrate. Indeed t he D RR-1 
design us es t he d ynamic bul k s witching ( DBS) t echnique t o r educe s uch l eakage c urrent. For 
reference, F igure 5 .6a shows the or iginal schematic of  the charging path in the DRR structure, 
where the bulk of the charging transistor is dynamically biased. Although this approach decreases 
leakages, it increases the risk for flow-back current to occur. This is due to the fact that VOUT and 
VCAP-1 are not linked together, except for the time intervals when M7
In order to closely link V
 conduct (startup). 
OUT and VCAP-1, and to limit their voltage differences to the voltage 
drop of a  forward-biased diode, we propose inserting diodes connected with reverse polarity in 
parallel with the diode-tied charging transistors, M7. Figure 5.6b shows a basic implementation of 
a proposed circuit solution called close-track biasing. For positive source cycles, the combination 
of diode-connected transistor M7 and the parallel diode D1 limits the voltage difference between 
VCAP-1 and VOUT to at most one MOS transistor threshold voltage. This reduces the possibility for 
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flow-back current to occur. The dual of this circuit must be used in the same manner between the 
other boot strapped c apacitor, CB2, a nd t he out put node , t o r educe t he f low-back current i n 
negative source cycles. The diodes D1/2
In a simplified implementation of close track biasing, we propose to use the existing parasitic 
diode pr esent be tween t he dr ain a nd t he bul k of  c harging t ransistors, M
 may be implemented using diode-tied MOS transistors.  
6-7
This ne w c harging pa th s tructure i s a  ke y c omponent of  t he r ectifier c onfiguration c alled  
DRR-4 that produces the best performance among all those proposed or considered as will shown 
in the rest of this paper. The proposed arrangement is called close-track biasing because it implies 
V
, to  imp lement th e 
desired parallel back propagating diodes. This reduces the complexity of the circuit, and i ts die 
area. Figure 5.6c illustrates the new charging path setup for this DRR structure (called DRR-4). 
CAP-1 to closely follow V OUT
At t his s tage, ba sed on t he know ledge a nd e xperience de veloped s o-far, t he d esign of t he 
rectifier b ased o n t he DRR-4 c onfiguration i s r elatively s imple as i t doe s not  r equire d ynamic 
bulk b iasing an d i ts as sociated ch allenges. Figure 5 .7 i llustrates t he i mpact of  t he pr oposed 
configuration on t he power efficiency of the DRR structure, where the circuit elements reported 
in Table 5.1 are used. It demonstrates that when compared to the DRR-1 and DRR-2 structures, 
the pow er efficiency i s i mproved ove r a  w ide r ange o f i nput pe ak v oltages. For i nstance, 
comparing DRR-4 and DRR-1 circuits, the increases in power efficiency are 14% and 20% for 
input peak voltages of 0.8 V and 1 V, respectively. This improvement is mostly explained by the 
fact that the new rectifier configuration with close t rack b iasing reduces the f low-back cu rrent. 
Thus, t he energy efficiency of t he boot strapping t echnique i s not  c ompromised e ven for s hort 
time intervals.  
 against i ts variations over t ime. Here, the diode-connected MOS 
transistor behaves as a charging element, while the parasitic diode, created between its drain and 
bulk junctions, operates as a parallel diode to implements the short-track path.  
It was a lso obs erved t hat t he ne w pr oposed configuration doe s not  affect t he vol tage 
conversion ratio. The simulations with the same circuit parameters performed to compare DRR-4 
and DRR-1 show the remarkably hi gher VCR of DRR-4. Therefore, us ing the proposed c lose-
track b iasing ( DRR-4) t o r educe t he f low-back c urrent i s a dvantageous f rom t he pow er and 
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voltage e fficiency s tandpoints, e specially for l ow-voltage a pplications w here t he i nput pe ak 
amplitude is less than 1 V.  
5.4 Low-Area Bootstrapped Rectifier 
The pr eviously p roposed t opologies for a full-wave r ectifier u sed t wo s eparate l arge 
bootstrapped capacitors (CB1 and CB2), of 50 pF each, along with large charging diode-connected 
MOS transistors, M7-8 
 
[17]. This may limit their applicability when silicon area is tight. In order 
to s ave s ilicon a rea, while be nefiting from i mproved pow er c onversion e fficiency, a nd a n 
Figure 5.7. Simulated p ower ef ficiency f or D RR 
structures with and without the parallel diode. 
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Figure 5.8. Schematic of  t he pr oposed s ingle-reservoir 
topology: a) Rectifier architecture (SRR), b) Control circuit. 
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increased out put vol tage f or a  given i nput s ource a mplitude, w e now  propose a  ne w s ingle-
reservoir fu ll-wave rectifier (SRR) that exploits bootstrapping techniques. The s tructure, shown 
in Figure 5.8a, has a bridge-like configuration augmented by a polarity selective control scheme. 
The control module consists of circuitry which provides the proper path from the upper plate of 
the boot strapped capacitor, CB, to  the gate o f th e pMOS main pass tr ansistors that is  active in 
each respective conduction cycle, M3-4. With this configuration, a single capacitor, CB, serves as 
charge reservoir for reducing the effective threshold voltage of the pass transistors, M3-4
The SRR configuration, a s t he DRR-1, i s formed as  a gate c ross-coupled configuration for 
main nMOS pass devices, M
, in both 
positive and negative source cycles. Thus, it leads to significant silicon area savings.  
1-2
As will be shown in the sequel, the bootstrapped reservoir, C
, which provide the ground for the dual parts of the circuit in each 
source cycles. Therefore, it benefits from its associated advantages such as applying to the gates 
of th e s elected M OS tr ansistors a  v oltage s wing la rger th an th e one  obt ained w ith di ode-
connected nMOS transistors in the conventional structure. This leads to a higher ON/OFF current 
ratio.  
B, can be significantly smaller 
than t he t otal s ize o f t he c apacitors i n t he va rious D RR s tructures. Indeed, i n addition t o t he 
obvious g ain of  replacing 2 capacitors b y one , t he s ize of  t he c apacitor c an also be  r educed 
further b ecause, dur ing t he c harge pha se, t here i s onl y an i ndirect connection be tween t he 
reservoir and the gates of the main pass devices, thus charge sharing is reduced. Considering the 
time constant associated with the charging path of the bootstrapped capacitor (consisting of M5 or 
M6 along with M7) and to obtain effective threshold reduction, i t i s necessary to inject enough 
charges into the bootstrapped capacitor (CB). Thus, the s ize of  M5-7 must be selected carefully. 
Nevertheless, due  t o t he s maller boot strapped c apacitor, when compared t o t he va rious D RR 
structures, t ransistor M7
5.4.1 Control Circuit 
 could be  r emarkably smaller t han t he corresponding d evice i n Figure 
5.1b. 
The control c ircuit is r esponsible for connecting the bootstrapped capacitor (CB) t o the gate 
terminal of  t he given m ain pass de vices (M3-4). I t c onsists of a  dual s witching circuitry 
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implemented to act in either positive or negative input cycles. It does not include complex circuit 
techniques which are commonly power hungry. Figure 5 .8b shows the schematic of the control 
circuit for both input cycles. Ignoring first the impact of MOS threshold voltage for simplicity, M8 
operates du ring po sitive cycles ( VIn+>VIn-) w hile M11 checks for va lid load c harging c ondition 
(VIn>VOut). If both conditions are true, M13 (connecting the gate of M 3, V GM3, to VCAP in Figure 
5.8a) provides the path from the bootstrapped capacitor to the gate of the main pass transistor, M3. 
This path can be biased in a way that compensates for the voltage drop that M3 threshold could 
induce. Recall that M3
Wirelessly powered applications may have to operate from distorted RF signals. This may be 
due to rapid changes in distance and/or orientation of the wirelessly powered device with respect 
to the source. In such cases, the rectifier should be capable of handling asymmetrical input cycles 
in an efficient way. The symmetry in the proposed circuit ensures that it can handle distortion of 
the input signal. Thus, the proposed rectifier maintains i ts high power efficiency if  positive and 
negative peak amplitudes ar e d ifferent. A  detailed analysis o f the impact o f asymmetrical input 
cycles a nd of  f urther c ircuit s implifications a re be yond t he scope o f t his pa per a nd w ill b e 
presented elsewhere. 
 regulates the current from the input source to the load in positive cycles, 
but that it could also adversely contribute to reverse current and leakage if not controlled properly. 
This circuit should be optimized by adjusting the size of the transistors to operate at different 
source frequencies. This is necessary to attain adequate time constants for the charging paths of 
the b ootstrapped ca pacitor. In t he pr oposed c onfiguration, M8 and M11 are m inimum size 
transistors to reduce loading and to allow switching faster. Transistor M13 must be fairly large in 
order to dr ive the gate of t he wide main pass t ransistor (M3) properly. N ote that the maximum 
voltages ar e applied on t he gates o f t hese transistors to r educe RON
The dual part of the control scheme acts in the same manner for negative input cycles. Here, 
transistors M
, r esulting in  smaller power 
dissipation and voltage drop.  
9 and M10 are act ivated b y t he s ame m echanism a s described f or M8 and M11 in 
source positive cycles. It leads M12 to conduct and connect the bootstrapped capacitor (CB) to the 
gate of the other main pass device (M4). Depending on the process capabilities, M12 and M13 are 
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implemented with lo w-threshold transistors to improve t he pe rformance of  t he c ircuit. A n 
advantage of  t he new de sign is i ts c ompatibility w ith standard CMOS pr ocesses, w here 
implementing integrated capacitors is often feasible. 
The bulk of the charging transistor, M7 is connected to VOUT
It was observed, as in the DRR structure, that dynamic biasing of  the bulk terminals of  the 
main p ass t ransistors ( M
 to benefit from the advantages of 
the close-track biasing method ( first uncovered with DRR-4), in order t o reduce the f low-back 
current from the load to the source.  
3-4) m ay s ignificantly r educe t he ove rall pow er efficiency. Indeed, t he 
transistors employed in DBS circuits remain off when the voltage difference between their source 
and gate is too low to allow conduction. Therefore, the bulk of the main pass transistors (M3-4), as 
well a s th e a uxiliary path tr ansistors ( M5-6) w ere co nnected t o VOUT
Various schematics-based simulations demonstrate that the new rectifier topology can operate 
over a wide range of operating frequencies up to 50 MHz. Figure 5.9 plots the power and voltage 
conversion efficiencies in relation to the input source frequency. As listed in Table 5.1, the same 
source amplitude and load (3.3 V peak, R
 because it is  th e h ighest 
voltage available during most of the rectifier operating period due to the presence of  an output 
charge reservoir.  
L= 2  kΩ, C L= 200 pF) were used. Here, the rectifier 
was optimized such that it presents the maximum power and voltage conversion efficiencies at a 
10 MHz operating f requency. Larger bandwidth may be  obtained i f adequate opt imizations a re 
performed. 
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An i mportant de sign c oncern i s t he s ize of  t he boot strapped c apacitor ( CB
We ha ve c ompared t he simulation r esults of  S RR a nd D RR-4. W hile h aving comparable 
). I ntegrated 
capacitors co nsume co nsiderable d ie ar ea w hen i mplemented u sing s tandard C MOS p rocesses. 
Figure 5 .10 s hows how  power e fficiency and vol tage conversion r atio v ary with boot strapped 
capacitor s ize. It s hows t hat, o ver a s pecific r ange o f c apacitance, t he design p erformance i n 
terms of  PCE and VCR does not  depend s trongly on the s ize of  the embedded capacitors. The 
decrease in PCE and VCR for very small bootstrapped capacitors can be explained by the impact 
of leakage within the capacitor itself as well as the one associated with the transistor parasitics in 
the c ontrol c ircuit. F rom F igure 5 .10, the S RR o ffers an e fficiency c lose to  its  maximal v alue 
with a 4 pF capacitor when integrated with a standard CMOS process.  
 
Figure 5.10. Simulated p ower ef ficiency an d voltage 
conversion ratio versus bootstrapped capacitor size. 
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Figure 5.9. Performance of the proposed rectifier 
over different input source frequencies. 
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power efficiencies, the bootstrapped capacitors are 50 pF each in DRR-4 and 6 pF in SRR. Figure 
5.11 shows the power conversion efficiency variation versus input amplitude for these different 
structures with their elements configured as listed in Table 5.1. With a source voltage higher than 
0.90 V , t he n ew r ectifier p resents p ower e fficiencies as  h igh as  t hat offered b y t he D RR-4 
topology. . In fact, due to the indirect path from the bootstrapped capacitor to the gate of the main 
pass transistors, charge sharing between the bootstrapped capacitor and the parasitics associated 
with t he gate of  ve ry l arge main pass t ransistors occurs for onl y a f raction of  t he i nput source 
period, when M11/M12
The proposed SRR was laid out and fabricated using a 0.18 μm 6-Metal/2-Poly TSMC 3.3 V 
standard CMOS process. It measures 180x600 µm
 is ON. The use of a  smaller bootstrapped capacitor a lso implies shorter 
settling time  f or charging cl ose t o t he p eak voltage. T his r esults i n a  m ore e ffective t hreshold 
compensation.  
2. Figure 5.12 depicts the die photomicrographs 
of t he ch ips comprising t hese s tructures. H ere, t he ar eas l abeled A , B, an d F  i ndicate t he 
bootstrapped capacitors (CB1-2 and CB), C, D, G, and H indicate the main pass transistors (M1-4), 
E and K indicate the bootstrapping transistors (M5-8
Comparing t he s ilicon a rea c onsumed b y S RR a nd a  pr eviously fabricated D RR-1 ci rcuit 
(530x670 µm
) and control circuitry. 
2
 
) embedding transistors of comparable sizes shows a saving of almost 70% in die 
area. 
Figure 5.11. Simulated pow er c onversion e fficiency ve rsus i nput 
peak amplitude for double- and single-reservoir rectifier structures. 
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The m easurement s etup and pr otocol explained i n [17] w as us ed t o m easure t he i nput a nd 
output vol tages a nd pow er i n or der t o c alculate t he vol tage a nd po wer e fficiencies. T he 
simulations w ere c onducted on s chematics a nd l ayout vi ews of  t he ne w de sign t o ve rify th e 
consistency o f t he r esults f or t he ne w r ectifiers. B ased on t he w aveforms obt ained f rom 
measurements of SRR, an average output voltage of 2.79 V  is obtained. This measured voltage 
represents a VCR of 85% at the given frequency.  
Figure 5 .13 pl ots t he m easured a nd t he pos t-layout s imulated VCRs o f th e S RR f or th e 
uniformly assumed load condition with a 10 MHz source frequency. At 1.0 V, 1.8 V , and 2.8 V 
input peak amplitudes, measured voltage conversion ratios of 82%, 79%, and 78% are obtained. 
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 (a) (b) 
Figure 5.12. Photomicrograph of chips for different rectifier structures: 
a) double-reservoir, b) single-reservoir.  
 
Figure 5.13. Measured voltage conversion ratio of the proposed SRR 
as a function of input peak amplitude when operating at f=10 MHz. 
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The plot also shows that the proposed rectifier maintains its high voltage conversion ratio for the 
wide range of input peak amplitude supported by the CMOS process used.  
Some parasitics influence the experimental measurements. For instance, t here a re parasitics 
associated with the gate of the large native nMOS transistors (M11-12
It was not ed t hat t he m easured V CR s lightly d egrades unde r hi gh i nput pe ak a mplitudes 
(more than 1V), while the one predicted with post-layout simulations keeps increasing. We also 
observed from the measurements that the phenomenon is not destructive and performance is very 
repeatable over a long test period. Noting that the rectifier is laid-out using 3.3 V design rules, no 
simple explanation of  this observation could be derived. Considering the f loating nature of  the 
source s ignal a nd e stablishing t he r eference ground w ith r espect t o t he output of  t he r ectifier, 
some pa rasitic pa ths m ay be a ctivated w hen t he s ource vol tage i ncreases. A s pa rt o f our  
investigations i n r elation w ith t hose obs ervations, w e considered pa rasitics as sociated w ith t he 
measuring pr obes a nd s etup t ransformers, along w ith s eries r esistive p aths m ade b y bonding 
wires. We measured the current flowing through the global substrate to the ground and observed 
some significant currents. We could not localize the junctions causing such leakage as our circuit 
is not  s ufficiently i nstrumented f or s uch de bugging pu rposes. A s t his phe nomenon i s not 
dominant and does not preclude effective used of the SRR, we left this issue for future research. 
), the large interconnection 
metal s trips, a nd th e s ignificant p arasitic c apacitances associated w ith th e o utput p ads and 
oscilloscope probes. From the measurements, i t seems that these parasitics have acted in a w ay 
that improves the VCR of the SRR as compared to post-layout simulations, for different source 
peak a mplitudes. Note t hat t he S RR t opology u ses a  r elatively s mall b ootstrapped c apacitor, 
compared to the DRR structure. Therefore, such parasitics tend to play a more significant role in 
the performance of SRR compared to DRR structure.  
Figure 5 .14 d epicts t he m easured pow er e fficiency v ersus i nput p eak a mplitude f or t he 
proposed SRR rectifier with the same load conditions, as previously cited, at a source frequency 
of 10 MHz. The overall power efficiency is measured to be 76%, 77%, and 70% at 0.8 V, 1.8 V, 
and 2.8 V peak input source amplitude. The results were found to be in good agreement with the 
simulations i n t he de sired i nput pe ak r ange up t o 2 V . T he s light di fference be tween t he 
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measurements and the post-layout simulation can be explained by the power dissipated within the 
large interconnection metal strips, and the parasitics associated with the measurement probes and 
large pads. These are not very well modeled within the simulation environment. Thus, one may 
expect more consistent measurements by using probe connections on die instead of the pads.  
From t he m easurement, f or t he d esign l aid-out ba sed on 3.3  V design r ules, unde r pe ak 
amplitudes larger than 2.0 V, the PCE is degraded somewhat similarly to the VCR. The excessive 
leakage c urrent f lowing unde r s uch c onditions e ventually r esults i n a  l arger pow er di ssipation 
within t he r ectifier. Based o n s eparate measurements, i t w as a lso obs erved t hat t he pow er 
efficiency decreases with load current and our best hypothesis is again that some leakage paths 
that we could not isolate get activated.  
Table 5.2 presents t he c omparison b etween t he measured ch aracteristics o btained f rom t he 
proposed rectifier and the most advanced full-wave rectifiers, described in the literature. The last 
three de signs us e boot strapping t echniques. N ote t hat t hey a re quot ed f or d ifferent l oad 
conditions, and processes. 
Unfortunately, the existing differences in terms of process and feature size make it difficult to 
compare reported characteristics of state-of-the-art rectifiers. However, for the source amplitude 
range reported in Table 5.1, the comparison results confirm that the proposed rectifier topology 
generates t he be st out put vol tage a nd pow er efficiency compared t o other r eported results, 
 
Figure 5.14. Measured power conversion efficiency of the SRR full-
wave rectifier versus input peak amplitude operating at f =10 MHz. 
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particularly when operating from a low source voltage. 
The proposed rectifier is capable of handling significant load currents. This is not the case for 
some ot her t opologies, f or w hich t he l oad ha ndling c apability de pends on t he s ize of  the 
capacitors. The design reported in [21] uses large off-chip capacitors in  the micro-Farad range, 
which i s against our  objective for implementing integrated rectifiers. The proposed design a lso 
uses a standard CMOS process with significantly longer feature size in fabricating the rectifier.  
Measurements reported in [24] also confirm that the rectifier proposed in that reference is not 
a good candidate for implementing rectifiers with high voltage and power efficiencies when using 
a low source voltage. 
The SRR proposed in this paper presents s ignificantly larger power and voltage conversion 
efficiencies co mpared t o al l d ouble-reservoir s tructures. F or i nstance, a t 1.8 V  i nput pe ak 
amplitude, the SRR achieves 8% and 18% increased in PCE and VCR while it save almost 70% 
of the die area, compared to DRR-1 topology. 
Table 5.2. Comparison with most advanced rectifier characteristics 
Rectifier Topology Process 
Source 
Amplitude 
(V) 
Output 
Voltage 
(V) 
Power 
Efficiency 
(%) 
VTH Reduction 
[12] 
CMOS 
0.25  μm 
2.5 1.45 65 
Self VTH Cancelation (SVC) [24] 
CMOS 
0.18  μm 
1.8 - 32 
Differential-Drive  SVC 
[23] 
CMOS 
0.18  μm 
1.8 - 67 
Previous work 
[17] 
CMOS 
0.18 μm 
1.8 1.20 71 
This work (SRR) CMOS 
0.18 μm 
1.8 1.42 77 
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5.5 Conclusions 
Improvements applicable to a double-reservoir integrated full-wave rectifier were presented. 
They significantly improve its performance in terms of power and voltage conversion efficiencies 
by r educing t he flow-back c urrent w hile r emoving t he n eed f or a uxiliary paths. T he i mproved 
rectifier (DRR-4) presents 14% and 20% respective increases in power efficiency for input peak 
voltage of 0.8 V and 1 V when compared to basic double-reservoir rectifier (DRR-1) structure. A 
single-reservoir (SRR) full-wave integrated rectifier was also introduced. It employs MOS-based 
gate cr oss-coupled nM OS s witches, a long with pM OS s witches c ontrolled t o ha ve r educed 
effective threshold, thus reducing the forward voltage drops in AC to DC conversion. This results 
in ve ry l ow vol tage d rop a cross t he M OS s witches a nd hi gh pow er e fficiency. A n i mproved 
control scheme driving the main pass transistors with the highest voltages available in the circuit 
is used to connect a single bootstrapped capacitor to the main pass switches. This reservoir holds 
enough charges to reduce the effective threshold vol tage of  the selected MOS switches in both 
positive a nd ne gative i nput s ource c ycles. The S RR rectifier u ses l ow-threshold transistors. It  
achieves a  70%  s avings i n s ilicon a rea c ompared t o a  p reviously r eported doubl e-reservoir 
structures. E xperimental m easurements w ere f ound t o be  i n g ood a greement w ith pos t-layout 
simulations results. For a source peak amplitude of 1.8V, the proposed rectifier presents 8% and 
18% i ncrease i n pow er and vol tage c onversion efficiencies, compared t o pr eviously r eported 
double-reservoir t opology (DRR-1). T he m easurements s how t hat t he new r ectifier presents 
significantly higher performance when the AC source amplitudes has less than 1 V peak. 
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Chapter 6 : GENERAL DISCUSSION 
Conventional br idge and g ate cross-coupled r ectifier t opologies are not  sufficiently po wer 
efficient, particularly when input amplitudes are low. Depending on their rectifying element, their 
power efficiency is constrained by either the forward-bias voltage drop of a diode or the threshold 
voltage of  a  di ode-connected M OS t ransistor. T his n egative i mpact b ecomes i ncreasingly 
significant in  th e d esign o f lo w-voltage pow er s upplies, w hich i s t he c ase f or ne w s ub-micron 
CMOS technologies. 
Furthermore, tr ansistors imp lemented w ith C MOS p rocesses co mmonly share a g lobal 
substrate. Depending on the biasing of the bulk terminals, there exist time intervals in  which a 
significant a mount of  l eakage c urrent m ay flow f rom t he bul k of  pM OS t ransistors i nto t he 
substrate. This leakage current t hrough t he m ain pa ss M OS t ransistors which c arry high l oad 
currents may drastically affect the overall power efficiency of a rectifier and potentially trigger a 
latch-up condition. For rectifier circuits where input and output voltages vary significantly over 
time, this scenario is very likely.  
Advanced passive rectifiers use circuit techniques to effectively reduce the threshold voltage 
of MOS diodes. For this purpose, they apply threshold cancellation methods which benefit from a 
DC voltage generated in an idle phase to reduce the effect of VTh
Active rectifiers use active circuits to control the conduction angle of low-loss MOS switches. 
These rectifier configurations have been reported to have higher power e fficiency compared to 
their passive counterparts. They offer faster switching between the ON and OFF states and allow 
reducing leakages. However, they generally require an independent power source to operate and 
the a ssociated e xtra c ircuitry adds t o de sign c omplexity a nd pow er c onsumption. T hese 
 of MOS transistors in the active 
phase. Applying the floating gate technique is also reported as a means to program the threshold 
voltage of  t he given M OS t ransistor dur ing s etup a nd e rase ph ases. H owever, t his t echnique 
requires hi gh-voltages, and s ubjects th e d esign to  lo ng te rm r eliability problems. Another 
technique uses bootstrapped c apacitors to r educe the e ffective t hreshold vol tage of  a  di ode-
connected M OS t ransistor t o t he d ifference b etween t wo t hreshold vol tages. Among c urrently 
known t echniques, t his i s t he be st s uited w ith a dvanced s tandard C MOS pr ocesses, w here 
implementing integrated capacitors is feasible. 
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drawbacks typically outweigh the benefits they offer and limit their application to systems where 
an auxiliary power source is present.  
6.1 Active Rectifier 
An active r ectifier w ith a gate cr oss-coupled t opology i s pr oposed in ch apter 3 , w hich 
replaces t he di ode-connected M OS t ransistors of  a  c onventional r ectifier w ith l ow-loss MO S 
switches. The proposed rectifier structure uses the inherent characteristics of MOS transistors as 
comparators to replace the explicit comparators, dynamic bulk biasing of main pass switches to 
reduce l eakage cu rrents, a nd pul l-up t ransistors to avoid f loating gates. Results obt ained f rom 
simulations a nd me asurements r eveal th at th e p roposed r ectifier e xhibits s ignificantly h igher 
power and vol tage c onversion efficiencies compared t o c onventional full-wave d iode rectifier 
(FWDR) a nd gate c ross-coupled r ectifier ( GCCR) structures f or a w ide r ange o f o perating 
frequencies in the MHz range. Moreover, contrary to the previous designs, the new rectifier does 
neither require an internal power source nor an auxiliary signal path for power delivery at startup. 
Delivery o f hi gh l oad currents i s a nother f eature of  the pr oposed r ectifier. W ith a  s ource 
amplitude of  3.3 V , w hen c ompared t o t he gate c ross-coupled t opology, t he p roposed a ctive 
rectifier o ffers pow er a nd vol tage c onversion e fficiencies i mproved b y up t o 10%  a nd 16%  
respectively. 
6.2 Bootstrap Passive Rectifiers 
6.2.1 Double-Reservoir Bootstrapped Rectifier 
A new passive rectifier c onfiguration fo r wirelessly pow ered de vices i s a lso pr esented i n 
chapter 4. It uses two bootstrapped capacitors to effectively reduce the threshold voltage of main 
pass s witched w hen t hey are c onducting. D ouble-reservoir b ootstrapped r ectifier combines t he 
gate c ross-coupled c onfiguration with t he boot strapped t echnique t o build a  ne w r ectifier 
architecture that has a v oltage drop smaller than the other configurations and that i s capable of 
handling l arge l oad c urrents. The r ectifier us es dual s tructure f or pos itive a nd ne gative s ource 
cycles.  The dual structure consists of auxiliary and capacitor charging paths along with dynamic 
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bulk biasing of charging diode-connected MOS transistors. The bulk of charging diode-connected 
MOS t ransistors ar e d ynamically b iased t o r educe t he l eakage cu rrent f rom t heir b ulks t o t he 
global substrate. It achieves a significant increase in its overall power efficiency and low voltage-
drop compared t o c onventional r ectifier p assive topologies. T herefore, t he r ectifier i s good f or 
applications with low-voltage power supplies and large load current.  
When c onnected t o a  s inusoidal s ource of  3.3 V pe ak a mplitude, i t a llows i mproving t he 
overall power efficiency by 11% compared to the best recently published results given by a gate 
cross-coupled-based s tructure. In a ddition, t he pr oposed r ectifier pr esents a n a verage out put 
voltage up to 210% higher than the best previously reported circuits when the peak amplitude of 
the sine source drops down to 0.8 V AC. Yet, there exists time intervals when the leakage reverse 
current may flow from output towards the source degrading the overall power efficiency. 
6.2.2  Improvements in Double-Reservoir Bootstrapped Rectifier 
Improvements a pplicable t o a  doubl e-reservoir i ntegrated full-wave r ectifier w ere 
presented in chapter 5. They significantly improved the performance of the rectifier in terms of 
power and voltage conversion efficiencies. 
6.2.2.1 Short-Auxiliary Paths 
Within t he original D RR s tructure, t here are ci rcuit b ranches t hat al low charging t he hol ding 
capacitors and they are essential when there i s no ot her means of  h arvesting power within t he 
design, es pecially at  s tartup. M oreover, t here are t ransistors w hich t heir s ource t erminals are 
connected to varying voltages providing adequate biasing for the bulk of the exposed transistors 
is essential as these transistors may inject (leakage) current into the substrate and induce latch-up. 
An i mprovement t o or iginal D RR s tructure, so-called s hort a uxiliary p ath, i s pr oposed w hich 
employs the parasitic diode formed at the junction of a diffusion island and the bulk of the main 
pass switches. It acts as an auxiliary path, providing proper bias to the main switches. 
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6.2.2.2 Flow-back Free Scheme 
Another improvement in the DRR circuit consists of introducing circuit techniques to reduce 
the reverse leakage current from load to source during time intervals when the input voltage gets 
smaller than the voltage on the output node. This leakage current may significantly degrade the 
performance o f t he r ectifier f rom a p ower efficiency s tand p oint. Different s olutions to  th is 
problem were suggested in chapter 5.  It includes control scheme and c lose-track schemes. The 
control scheme, eventually leads to a charge transfer from the input source toward the load only 
when the input voltage is greater than the output voltage, and it blocks the reverse leakage current 
that could otherwise flow via main pass transistors in other conditions. However, for input peak 
voltages larger than 1.0 V, compared to a rectifier for which the circuit elements are optimized 
for the exact source and load parameters, the overall power efficiency is slightly degraded. 
In order to closely link the voltages on out put node and bootstrapped capacitor, and to l imit 
their vol tage di fferences, w e pr oposed the cl ose-track s cheme where diodes co nnected w ith 
reverse polarity are i nserted in parallel with the d iode-tied charging transistors. In a  s implified 
implementation o f c lose tr ack b iasing, t he existing pa rasitic diode pr esented between t he d rain 
and the bulk of charging transistors was used to implement the desired parallel back propagating 
diodes. This reduced the complexity of the circuit, and its die area. The improved rectifier (DRR-
4) presents 14% and 20% respective increases in power efficiency for input peak voltage of 0.8 V 
and 1 V when compared to basic double-reservoir rectifier structure. 
6.3 Single-Reservoir Bootstrapped Rectifier 
The need f or t wo separate l arge b ootstrapped capacitors of  50 pF  e ach, a long w ith l arge 
charging diode-connected MOS transistors in DRR structures may limit th eir applicability when 
silicon a rea is  ti ght. A s ingle-reservoir r ectifier was also introduced i n c hapter 5,  in w hich a 
single boot strapping c ircuit s erves f or t he t wo c onsecutive i nput c ycles i nduced b y pol arity 
reversal o f t he A C s ource. In t his ar chitecture, a s mart p olarity s elective co ntrol s cheme i s 
developed such that it connects the bootstrapping capacitor to the gate of the relevant main pass 
transistor in  e ither o f in put c ycles. Indeed, i n a ddition t o t he obvi ous g ain of  replacing two 
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capacitors b y o ne, t he s ize o f t he cap acitor can also b e reduced further. The s ymmetry in th e 
proposed c ircuit e nsures t hat i t c an ha ndle di stortion of  t he i nput s ignal. Thus, t he pr oposed 
rectifier maintains its hi gh pow er efficiency i f pos itive a nd ne gative pe ak a mplitudes a re 
different.  
For a source peak amplitude of 1.8V, the proposed rectifier presents 8% and 18% increase in 
power and vol tage c onversion e fficiencies, c ompared t o pr eviously r eported doubl e-reservoir 
topology ( DRR-1). The measurements show t hat t he new rectifier p resents s ignificantly h igher 
performance w hen t he A C s ource am plitudes h as l ess t han 1  V  p eak. The pr oposed s ingle 
reservoir rectifier also requires almost 70% less die area. From the measurements, it was noted 
that t he m easured VCR s lightly de grades unde r hi gh i nput pe ak amplitudes ( more t han 1 V), 
while the one predicted with post-layout simulations keeps increasing. 
6.4 Test and measurement setup 
All of the proposed rectifiers were fabricated in a 0.18 μm 6-Metal/2-Poly TSMC 3.3 V  
standard CMOS process. Special test setups were also developed to realize floating sources and 
accomplish p recise m easurements. From m easurements, w hich are i n cl ose ag reement w ith 
simulation r esults, t he p roposed r ectifiers of fer remarkably higher out put vol tages a nd pow er 
efficiencies, c ompared t o c onventional br idge a nd ga te c ross-coupled s tructures, w hen us ed i n 
low-voltage and high-current applications. All of the prototypes were designed to deliver a load 
current l arger than 2 m A when operating in ISM band up t o 50 MHz. Some derivations in the 
results obt ained f rom t he s imulations a nd m easurements w ere r eported a nd t he pa rasitics 
associated with the proposed circuit elements, the test setup and the ESD circuits are considered 
as main reason for such discrepancies. 
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Chapter 7 CONCLUSIONS AND RECOMMENDATIONS 
7.1 Contributions of This Research 
A new f ull-wave i ntegrated act ive rectifier, an d p assive r ectifiers b ased o n boot strapping 
capacitor technique were proposed in this thesis. The proposed active rectifier with a gate cross-
coupled topology uses l ow-loss MOS switches in place of  diode-connected MOS t ransistors of  
conventional rectifiers. Using the inherent characteristics of MOS transistors as comparators in  
place of an explicit comparator is another advantage of the proposed circuit. Leakage through the 
substrate o f th e ma in s witches is  a lso min imized b y d ynamically b iasing th eir b ulks w ith th e 
highest av ailable v oltage. Small lo w le akage p ull-up t ransistors a re a lso us ed t o he lp pr event 
floating gates during inactive periods. Use o f these tr ansistors a long with the h ighest available 
voltages i n t he ci rcuit t o co ntrol t hem r esults i n r educed channel r esistance, i ncreased 
transconductance, and faster switching.  
Owing to these techniques, the proposed active rectifier exhibits smaller voltage drop across 
the m ain s witches l eading t o hi gher pow er e fficiency compared t o c onventional r ectifier 
structures fo r a  w ide ra nge of  ope rating f requencies i n t he M Hz r ange. M oreover, c ontrary t o 
previous designs, the new rectifier does neither require an internal power source nor an auxiliary 
signal path for power delivery at startup. Delivery of high load currents is another feature of the 
proposed rectifier.  
Using the bootstrapping technique, different versions of high-efficiency integrated full-wave 
rectifiers w ith gate c ross-coupled t opology a re proposed. U sing t his t echnique, t he e ffective 
threshold vol tage o f m ain pa ss M OS s witches ar e r educed t o t he d ifference o f t wo t hreshold 
voltages, m aking t he pr oposed r ectifiers s uitable f or l ow-voltage op eration. Implementation of  
the proposed rectifiers is also feasible with standard CMOS processes. 
The doubl e-reservoir re ctifier u ses two boot strapping c ircuits a ttached t o m ain pa ss M OS 
switches; each threshold reduction circuit active for one input cycle. Auxiliary paths consisted of 
diode-connected M OS t ransistors a re a lso i nserted t o a ctivate t he boot strapping t echnique at 
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startup. D ynamic B ulk Switching ( DBS) t echnique i s a pplied t o t he bu lk of  di ode-connected 
charging transistors while the bulk of main pass switches is connected to the output voltage. 
A single-reservoir rectifier is also proposed in which a single bootstrapping circuit serves for 
both of input cycles. In this architecture, a smart polarity selective control scheme is developed 
such that it connects the bootstrapping capacitor to the gate of the relevant main pass transistor in 
either of input cycles. Due to the indirect path from bootstrapping capacitor to the gate of main 
switches, the capacitor s ize is remarkably smaller than the double-reservoir structure leading to 
smaller charging transistors. The proposed rectifier presents a performance as high as a double-
reservoir structure in terms of power efficiency and voltage conversion ratio while saving almost 
70% of die area.  
 Different bul k bi asing for t he m ain a nd c harging t ransistors a re a lso s uggested. S hort 
auxiliary paths uses parasitic diffusion-bulk junction of the main pass switches in place of diode-
connected pMOS transistors in the auxiliary paths. 
During normal operation of a bootstrapping capacitor-based rectifier, time intervals exist, in 
which t he c urrent f low i n t he m ain pa ss pM OS t ransistors r everses. For a r ectifier u sed i n 
variable s ource a nd l oad c onditions, t his f low-back c urrent m ay s ignificantly de grade t he 
performance of  the c ircuit f rom a  power efficiency s tand point. To solve this problem, a  f low-
back current free scheme is proposed, in which a smart control circuit selectively regulates the 
conduction a ngle of  m ain pa ss t ransistors a nd pr events r everse c urrent. A c lose-track s cheme 
using the parasitic diffusion-bulk junction diode of the charging transistor is also introduced. In 
this scheme, the voltage on bootstrapping capacitor closely tracks the output voltage, and limits 
the difference between these voltages to the voltage drop of a forward-biased diode. The resulting 
configuration ha s a r elatively s imple s tructure and pr oduces t he be st p erformance among al l 
double-reservoir structures for a wide range of input peak voltages. 
All th e p roposed r ectifiers w ere s imulated u sing th e S pectreS s imulator in  C adence 
environment a nd f abricated w ith a  0.18 μm 6 -Metal/2-Poly T SMC 3.3 V  s tandard C MOS 
process. Special te st s etups, in cluding is olating and w ideband R F tr ansformers w ith s mall 
insertion and return losses were developed to realize floating sources. Precise measurements on 
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input and output voltages and currents were carried out to calculate the power efficiency. 
From m easurements, w hich a re i n c lose a greement w ith s imulation r esults, t he pr oposed 
rectifiers o ffer r emarkably h igher o utput v oltages, an d p ower efficiencies co mpared t o 
conventional bridge and gate cross-coupled structures when used in low-voltage and high-current 
applications.  
With a  source amplitude of  3.3 V , when compared to t he gate cross-coupled topology, t he 
proposed active rectifier offers power and voltage conversion efficiencies improved by up to 10% 
and 16%  r espectively. T he proposed r ectifier us ing t he boot strap t echnique, i ncluding doubl e- 
and single-reservoir schemes, are well suited for very low input amplitudes. They present power 
and voltage conversion efficiencies of 75% and 76% at input amplitude of 1.0  V and maintain 
their hi gh e fficiencies over i nput a mplitudes greater t han 1.0V . S ingle-reservoir boot strap 
rectifier a lso r educes di e a rea b y 70 % compared to i ts double-reservoir counterpart. A ll of  t he 
proposed rectifiers are implemented using CMOS 0.18 µm technology and our prototypes were 
designed to deliver a load current larger than 2 mA when operating in ISM band up to 50 MHz. 
7.2 Directions/Recommendations for Future Work 
In t his s ection, w e address s everal ope n a venues f or f uture work a long w ith 
recommendations based on our experience and findings throughout this study. 
7.2.1 Single-Reservoir Bootstrapped Rectifier with Asymmetrical Input 
Cycles 
The proposed single-reservoir bootstrap rectifier uses a close-track scheme with independent 
controls f or pos itive a nd ne gative i nput c ycles. T his dua l c ontrol structure e nsures t hat t he 
rectifier can handle distortion of the input signal in order to maintain its high power efficiency if 
positive and negative peak amplitudes are different. However, one may imagine other situations 
in which the input source amplitude is not significantly distorted. An example of an undistorted 
input signal is in the inductively powered biomedical implants, where the distance and orientation 
of the t ransmitter and the receiver are almost f ixed and/or an implant drives an almost constant 
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load. A  d etailed analysis of  t he impact o f such s ymmetrical i nput c ycles and of  further c ircuit 
simplifications may be of interest.  
7.2.2 Circuit Reliability Test 
An interesting continuation of this work is to test the reliability of the proposed bootstrapped 
rectifiers. While the principle of operation is sound, a thorough verification would further prove 
the concept viable. The experimental prototype was tested with input amplitudes up t o 5V with 
no device degradation or failure in the short term. While the prototype survived many attempts of 
input voltages higher than the allowable 4.6V limit in the 3.3V thick oxide devices, evaluation of 
long te rm  reliability o f c ircuits w as b eyond th e s cope o f th is r esearch. T his s tudy could b e 
carried out with a  reliability s imulator of the bootstrap circuit, such as the Berkeley Reliability 
Tool, and with the actual accelerated stressing of a s tatistically large population of test devices. 
For applications w here a hi gh i nput amplitude i s pos sible, a  pr otection circuitry i s required t o 
limit the overstress to rectifier transistors.  
7.2.3 Input Matching Network Analysis 
The i mpact of  i nput matching ne tworks w as pr eviously a nalyzed f or t he pow er ha rvesters 
with l arge output c apacitance and ch arge pump based r ectifiers with high input capacitance. It 
was s hown t hat pr oper m atching at t he i nterface of  generators a nd rectifier m ay result i n 
significant pow er e fficiency i mprovement. C ontrary t o pr evious a pplications, t he i nput 
impedance of  boot strapped r ectifiers i s not s ignificantly c apacitive. This f act, when considered 
along with the diversity of rectifier applications, may encourage further investigations. It is then 
of high interest to study the impact of an embedded input matching network on the performance 
of bootstrapped rectifiers. 
7.2.4 Modified Passive-Active Rectifier 
In a passive-active structure, the first stage of the rectifier is a completely passive block used 
to convert the negative half waves of the input AC signal into positive ones, with the voltage drop 
equal to the drain-to-source voltage drop of MOS switches. Use of operational amplifiers in place 
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of comparators was a lso reported to be  beneficial. Considering these points, one  may realize a  
new act ive polarity converter s tage, implemented us ing active diodes in place of  cross-coupled 
MOS switches. The active diodes would consist of  MOS switches controlled by an operational 
amplifier w ith di fferential out puts. T he pr esence of  t he O PAMP a nd t he hi gher vol tage a t t he 
MOS gates will reduce t he voltage d rop across the switches and makes the switching f aster. It 
also reduces the chance for short-circuit current flow between the supplies, due to simultaneous 
conductions of cascode transistors. This undesired current may not be negligible when the input 
amplitude is about the threshold voltage of the switches.  
7.2.5 Active Rectifier with Low Effective Switching Frequency 
Active r ectifiers ar e generally m ore p ower e fficient t han t heir co unterpart, t he p assive 
rectifiers. However, their application is mainly limited to low and medium operating frequencies. 
This is because the power efficiency of an active rectifier is mainly constrained by its switching 
losses. These losses have quadratic dependence on the operating frequency. Therefore, lowering 
the effective s witching f requency for t he comparators m ay r esult i n s ignificant pow er s avings. 
This could be done by using some learning from source and load conditions over time in specific 
periods of rectifier operation.  
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